VLSI design (Print)最新文献_第5页

T5: Low-Power Design T5:低功耗设计

VLSI design (Print) Pub Date : 1997-01-04 DOI: 10.1109/VLSID.1997.10015

K. Roy, R. Roy, R. Harjani, K. Murthy

引用次数: 0

T2: HW-SW Codesign T2: HW-SW协同设计

VLSI design (Print) Pub Date : 1997-01-04 DOI: 10.1109/VLSID.1997.10011

P. Subrahmanyam, R. Gupta, B. Rao

引用次数: 0

T4: Verification T4:验证

VLSI design (Print) Pub Date : 1997-01-04 DOI: 10.1109/VLSID.1997.10010

R. Raina, J. Abraham, A. K. Pujari

引用次数: 0

T3: Physical Design T3:物理设计

VLSI design (Print) Pub Date : 1997-01-04 DOI: 10.1109/VLSID.1997.10014

D. Mehta, N. Sherwani, A. Bariya

引用次数: 0

Register Transfer Level Synthesis: From Theory to Practice 语域迁移层综合:从理论到实践

VLSI design (Print) Pub Date : 1996-01-03 DOI: 10.1109/VLSID.1996.10009

K. Keutzer, S. Malik

引用次数: 0

Practical Test and DFT for Next Generation VLSI 下一代VLSI的实际测试和DFT

VLSI design (Print) Pub Date : 1996-01-03 DOI: 10.1109/VLSID.1996.10011

J. Abraham, G. Ganapathy

引用次数: 0

Hardware Software Co-Design of Embedded Systems 嵌入式系统的软硬件协同设计

VLSI design (Print) Pub Date : 1996-01-03 DOI: 10.1109/VLSID.1996.10007

引用次数: 0

Mixed-Signal Design for Test 混合信号测试设计

VLSI design (Print) Pub Date : 1900-01-01 DOI: 10.1109/VLSID.1996.10015

B. Vinnakota, R. Harjani

引用次数: 0

Reasoning about the Trends and Challenges of Engineering Design Automation 工程设计自动化的趋势和挑战推理

VLSI design (Print) Pub Date : 1900-01-01 DOI: 10.1109/VLSID.2007.135

A. Sangiovanni-Vincentelli

引用次数: 0

A Stimulus-Free Probabilistic Model for Single-Event-Upset Sensitivity 单事件扰动敏感性的无刺激概率模型

VLSI design (Print) Pub Date : 1900-01-01 DOI: 10.1109/VLSID.2006.26

M. G. Mohammad, L. Terkawi, M. Albasman

{"title":"A Stimulus-Free Probabilistic Model for Single-Event-Upset Sensitivity","authors":"M. G. Mohammad, L. Terkawi, M. Albasman","doi":"10.1109/VLSID.2006.26","DOIUrl":"https://doi.org/10.1109/VLSID.2006.26","url":null,"abstract":"With device size shrinking and fast rising frequency ranges, effect of cosmic radiations and alpha particles known as single-event-upset (SEU), is a growing concern in logic circuits. Accurate understanding and estimation of single-event-upset sensitivities of individual nodes is necessary to achieve better soft error hardening techniques at logic level design abstraction. We propose a probabilistic framework to study the effect of inputs, circuit structure and delay on single-event-upset sensitivity of nodes in logic circuits as a single joint probability distribution function (PDF). To model the effect of timing, we consider signals at their possible arrival times as the random variables of interest. The underlying joint probability distribution function, consists of two components: ideal random variables without the effect of SEU and the random variables affected by the SEU. We use a Bayesian network to represent the joint PDF which is a minimal compact directional graph for efficient probabilistic modeling of uncertainty. The attractive feature of this model is that not only does it use the conditional independence to arrive at a sparse structure, but also utilizes the same for smart probabilistic inference. We show that results with exact (exponential complexity) and approximate non-simulative stimulus-free inference (linear in number of nodes and samples) on benchmark circuits yield accurate estimates in reasonably small computation time.","PeriodicalId":382435,"journal":{"name":"VLSI design (Print)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126454008","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0