发布求助
文献互助 智能选刊 最新文献

2012 24th International Symposium on Power Semiconductor Devices and ICs最新文献

筛选
英文 中文
Influence of drift region on the 1/f noise in LDMOS 漂移区对LDMOS中1/f噪声的影响
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229086
A. Dikshit, V. Subramanian, S. Pandharpure, S. Sirohi, T. Letavic
{"title":"Influence of drift region on the 1/f noise in LDMOS","authors":"A. Dikshit, V. Subramanian, S. Pandharpure, S. Sirohi, T. Letavic","doi":"10.1109/ISPSD.2012.6229086","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229086","url":null,"abstract":"The effect of drift region on the flicker noise in LDMOS devices in the linear and saturation regions is analyzed using measured data and device simulations. In the linear region, noise in the drift region arises from gate-drain overlap region and is significant for longer channel length devices. For shorter channel length devices, the sub-surface current flow in the gate-drain overlap region reduces the contribution of noise from the drift region. In the saturation region, noise is dependent on quasi-saturation condition, and reaches its lowest value only when the channel is saturated.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124272347","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
200 kVA compact IGBT modules with double-sided cooling for HEV and EV 200 kVA紧凑型IGBT模块，双面冷却，适用于HEV和EV
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229082
Hsueh-Rong Chang, J. Bu, Henning M. Hauenstein, Michael Wittmann, Jack Marcinkowski, Mark Pavier, Scott Palmer, Jim Tompkins
{"title":"200 kVA compact IGBT modules with double-sided cooling for HEV and EV","authors":"Hsueh-Rong Chang, J. Bu, Henning M. Hauenstein, Michael Wittmann, Jack Marcinkowski, Mark Pavier, Scott Palmer, Jim Tompkins","doi":"10.1109/ISPSD.2012.6229082","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229082","url":null,"abstract":"High power compact IGBT half bridge modules with a current rating of 300A and a blocking voltage of 650V using ultra thin IGBTs and diodes have been successfully developed with double-sided cooling capability. The wirebond-less package building block called COOLiR2DIE™ has a small area of 28.5 mm × 16 mm with a power rating 200 kVA, This is the most compact IGBT package reported today. A low on-state voltage of 1.6V at 300A is achieved in the wirebond-less package. The combination of lower on-state voltage and larger heat exchange area due to the solderable front metal (SFM), increases the IGBT module current carrying capability by 30%.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126057474","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Breakdown characteristics of 12–20 kV-class 4H-SiC PiN diodes with improved junction termination structures 改进结端结构的12 - 20kv级4H-SiC PiN二极管击穿特性
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229101
H. Niwa, G. Feng, J. Suda, T. Kimoto
{"title":"Breakdown characteristics of 12–20 kV-class 4H-SiC PiN diodes with improved junction termination structures","authors":"H. Niwa, G. Feng, J. Suda, T. Kimoto","doi":"10.1109/ISPSD.2012.6229101","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229101","url":null,"abstract":"Ultrahigh-voltage 4H-SiC PiN diodes with improved junction termination extension (JTE) structures have been investigated. Breakdown characteristics of 4H-SiC PiN diodes with conventional single-zone JTE was shown to be severely affected by the charge near the SiO2/SiC interface from experiment and device simulation. Taking the effect of the interface charge into account, and by using “Space-Modulated” JTE structure with a wide optimum JTE-dose window to tolerate the impact of interface charge, we achieved a breakdown voltage of 21.7 kV (81 % of the ideal breakdown voltage calculated from the epilayer structure), which is the highest breakdown voltage among any semiconductor devices ever reported.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130845754","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 29
Enhanced active protection technique for substrate minority carrier injection in Smart Power IC 智能功率集成电路中衬底少数载流子注入的增强主动保护技术
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229059
T. Nitta, Y. Yoshihisa, T. Kuroi, K. Hatasako, S. Maegawa, K. Onishi
{"title":"Enhanced active protection technique for substrate minority carrier injection in Smart Power IC","authors":"T. Nitta, Y. Yoshihisa, T. Kuroi, K. Hatasako, S. Maegawa, K. Onishi","doi":"10.1109/ISPSD.2012.6229059","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229059","url":null,"abstract":"In this paper, protection techniques against parasitic action due to minority carrier injection into substrate for Smart Power ICs have been presented. We investigated the protection efficiency of active type protection for various layout arrangements that are applicable to realistic IC, and found that the protection efficiency was strongly dependent on the layout. We propose the active type protection structure at collector side, which is effective at avoiding interferences from other components in realistic IC. We also found that separate type protection, which is one variation of the collector side protection, is more effective. The area penalty and the dependence of protection efficiency on temperature were also discussed.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"127 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126926037","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Asymmetric gate resistor power MOSFET 非对称栅极电阻功率MOSFET
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229108
Jun Wang, Shuming Xu, J. Korec, F. Baiocchi
{"title":"Asymmetric gate resistor power MOSFET","authors":"Jun Wang, Shuming Xu, J. Korec, F. Baiocchi","doi":"10.1109/ISPSD.2012.6229108","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229108","url":null,"abstract":"Power converters, e.g. in a popular synchronous buck topology, need high performance power MOSFETs in order to achieve high efficiency, low voltage ringing, ESD protection and low EMI. To satisfy these requirements, an asymmetric gate resistor power MOSFET is proposed by integrating a shunt resistor with a parallel LDMOSFET-connected diode in a source down power MOSFET (NexFET). The novel MOSFET has several advantages. First, the shunt resistor is used to slow down the turn-on speed of the high-side (HS) MOSFET, resulting in small voltage ringing of the switch node and low EMI in a synchronous buck converter. Second, the integrated diode preserves a fast turn-off speed and high conversion efficiency. Third, the bulk diode of the LDMOSFET can achieve ESD protection for gate oxide.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126828781","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A HfO2 based 800V/300°C Au-free AlGaN/GaN-on-Si HEMT technology 基于HfO2的800V/300°C无au的AlGaN/GaN-on-Si HEMT技术
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229017
A. Fontserè, A. Pérez‐Tomás, V. Banu, P. Godignon, J. Millán, H. De Vleeschouwer, J. Parsey, P. Moens
{"title":"A HfO2 based 800V/300°C Au-free AlGaN/GaN-on-Si HEMT technology","authors":"A. Fontserè, A. Pérez‐Tomás, V. Banu, P. Godignon, J. Millán, H. De Vleeschouwer, J. Parsey, P. Moens","doi":"10.1109/ISPSD.2012.6229017","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229017","url":null,"abstract":"Innovative 800V/300°C AlGaN/GaN-on-Si high electron mobility transistors (HEMTs) fabricated with a 4-inch Si CMOS compatible technology are presented in this paper. High performance AlGaN/GaN MIS gated HEMT (MIS-HEMT) and passivated HEMT (i-HEMT) were fabricated using 5nm-thick HfO<sub>2</sub>, and 30nm-thick CVD Si<sub>3</sub>N<sub>4</sub> as the gate and passivation insulator, respectively. Contact resistance maps yield reduced R<sub>c</sub> of 1.32±0.26 Ωmm for Au-free compared to 0.86±0.58 Ωmm for conventional Au-based Ohmic metallization. The off-state breakdown voltage is around 800V with a specific on-resistance of 2 mΩcm<sup>2</sup>. Gate and drain leakage currents as well as dynamic I-V trapping are significantly improved with the MIS-HEMT architecture with almost no trade-off to the on-state.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127810004","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 24
A family of robust DMOS devices for automotive applications 一系列用于汽车应用的坚固耐用的DMOS器件
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229032
S. Mouhoubi, Y. Wu, F. Bauwens, J. Roig, P. Gassot, M. Tack
{"title":"A family of robust DMOS devices for automotive applications","authors":"S. Mouhoubi, Y. Wu, F. Bauwens, J. Roig, P. Gassot, M. Tack","doi":"10.1109/ISPSD.2012.6229032","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229032","url":null,"abstract":"This paper presents different methodologies to optimize devices of smart power technologies for robustness consideration. A split gate concept is used to improve the flatness of Id-Vd curves of the nVDMOS by maintaining the Intrinsic MOS in a stable operating regime. The split gate is also used to increase the BVdss of the pLDMOS. An additional buffer at the end of the drift region of the nLDMOS helps extending the SOA limits due to a controlled positive differential resistor branch.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128765410","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Point injection in trench insulated gate bipolar transistor for ultra low losses 超低损耗沟槽绝缘栅双极晶体管的点注入
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229013
M. Antoniou, F. Udrea, F. Bauer, A. Mihaila, I. Nistor
{"title":"Point injection in trench insulated gate bipolar transistor for ultra low losses","authors":"M. Antoniou, F. Udrea, F. Bauer, A. Mihaila, I. Nistor","doi":"10.1109/ISPSD.2012.6229013","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229013","url":null,"abstract":"In this paper we propose novel designs that enhance the plasma concentration across the Field Stop IGBT. The “p-ring” and the “point-injection” type devices exhibit increased cathode side conductivity modulation which results in impressive IGBT performance improvement. These designs are shown to be extremely effective in lowering the on-state losses without compromising the switching performance or the breakdown rating. For the same switching losses we can achieve more than 20% reduction of the on state energy losses compared to the conventional FS IGBT.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133617905","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
Innovative Buried Layer Rectifier with 0.1V ultralow forward conduction voltage 创新埋层整流器，0.1V超低正向传导电压
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229034
Zehong Li, M. Ren, Meng Zhang, Shijiang Yu, Jin-ping Zhang, Bo Zhang, Zhaoji Li
{"title":"Innovative Buried Layer Rectifier with 0.1V ultralow forward conduction voltage","authors":"Zehong Li, M. Ren, Meng Zhang, Shijiang Yu, Jin-ping Zhang, Bo Zhang, Zhaoji Li","doi":"10.1109/ISPSD.2012.6229034","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229034","url":null,"abstract":"A novel Buried Layer Rectifier (BLR) is proposed and demonstrated, which features P-layers buried under the N-channel to create a barrier for majority carriers whose height can be modulated by the anode voltage. The forward conduction voltage (VF) is considerably reduced due to the ultra-low barrier. The buried P-layers also significantly enhance the blocking capability and reduce the leakage current. Experiments show that the novel 100-V BLR exhibits an ultra-low VF of 0.1V and a fast reverse recovery time (Trr) shorter than 20ns.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"111 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131745732","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A multi-region trap characterization method and its reliability application on STI-based high-voltage LDMOSFETs 一种多区域陷阱表征方法及其在st基高压ldmosfet上的可靠性应用
2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI: 10.1109/ISPSD.2012.6229084
Yandong He, Ganggang Zhang, Xing Zhang
{"title":"A multi-region trap characterization method and its reliability application on STI-based high-voltage LDMOSFETs","authors":"Yandong He, Ganggang Zhang, Xing Zhang","doi":"10.1109/ISPSD.2012.6229084","DOIUrl":"https://doi.org/10.1109/ISPSD.2012.6229084","url":null,"abstract":"The STI-based laterally diffused metal-oxide-semiconductor (LDMOS) devices have become popular with its better tradeoff between breakdown voltage and on-resistance and its compatibility with the standard complementary metal-oxide-semiconductor (CMOS) process. In this paper, a multi-region trap characterization direct current current-voltage (MR-DCIV) technique was proposed to characterize interface state generation in both channel and STI drift regions. The correlation between interface trap and MR-DCIV current has been verified by two-dimensional device simulation. Degradation of STI-based LDMOS transistors in various reliability stress modes is investigated experimentally by proposed technique. The impact of interface state location on device electrical characteristics is analyzed from measurement and simulation. Our study reveals that OFF-state stress becomes the worst degradation mode in term of the on-resistance degradation, which is attributed to interface state generation under STI drift region.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124522036","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信