Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)最新文献_第9页

Optimal wire sizing and buffer insertion for low power and a generalized delay model 低功耗和广义延迟模型的最优导线尺寸和缓冲器插入

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480004

J. Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin

引用次数: 318

Acceleration techniques for dynamic vector compaction 动态矢量压缩的加速技术

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480134

A. Raghunathan, S. Chakradhar

{"title":"Acceleration techniques for dynamic vector compaction","authors":"A. Raghunathan, S. Chakradhar","doi":"10.1109/ICCAD.1995.480134","DOIUrl":"https://doi.org/10.1109/ICCAD.1995.480134","url":null,"abstract":"We present several techniques for accelerating dynamic vector compaction for combinational and sequential circuits. A key feature of all our techniques is that they significantly improve the computation times without adversely affecting the quality of test sets that can be derived using state-of-the-art compaction methods. Our techniques are based on three key ideas: (1) identification of support sets, (2) target fault switching, and (3) use of dynamic equivalent and untestable fault analysis, All these techniques are useful in significantly reducing the number of faults that have to be considered by a test generator or a fault simulator in a dynamic vector compaction system. For fault simulation, support sets quickly identify a large subset of faults that are guaranteed to be undetectable by a given input sequence. For test generation, support sets identify a large subset of faults that are guaranteed to be undetectable by any extension of a partially specified test sequence. Experimental results on ISCAS 89 benchmark circuits and large production VLSI circuits are included. For full scan designs, our acceleration techniques reduce the overall computation times by a factor of 2 to 3 without adversely affecting the quality (size) of the computed test sets or their fault coverages. The improvement factors obtained are higher for larger circuits. The acceleration techniques enabled the computation of compact test sets for large production circuits that the base test generation system was unable to process in more than 2 CPU days on a Silicon Graphics MIPS 4400 workstation. Results for sequential circuits also show that our acceleration techniques significantly improve the computation times for dynamic vector compaction.","PeriodicalId":367501,"journal":{"name":"Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)","volume":"148 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115193875","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 30

Statistical estimation of sequential circuit activity 顺序电路活动的统计估计

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.479882

T. Chou, K. Roy

引用次数: 58

Logic decomposition during technology mapping 技术映射期间的逻辑分解

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480022

E. Lehman, Yosinori Watanabe, J. Grodstein, H. Harkness

引用次数: 134

Activity-driven clock design for low power circuits 低功耗电路的活动驱动时钟设计

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.479992

G. Téllez, A. Farrahi, M. Sarrafzadeh

引用次数: 132

System partitioning to maximize sleep time 系统分区以最大化睡眠时间

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480155

A. Farrahi, M. Sarrafzadeh

引用次数: 18

Communication synthesis for distributed embedded systems 分布式嵌入式系统的通信综合

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480025

Ti-Yen Yen, W. Wolf

引用次数: 204

Pseudo-random testing and signature analysis for mixed-signal circuits 混合信号电路的伪随机测试与特征分析

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.479999

Chen-Yang Pan, K. Cheng

引用次数: 37

Delay optimal partitioning targeting low power VLSI circuits 针对低功耗VLSI电路的延迟最优划分

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480196

H. Vaishnav, Massoud Pedram

引用次数: 27

Efficient orthonormality testing for synthesis with pass-transistor selectors 通管选择器合成的有效正交性测试

Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) Pub Date : 1995-12-01 DOI: 10.1109/ICCAD.1995.480021

Michel Berkelaar, L. V. Ginneken

引用次数: 12