The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory最新文献_第10页

ATM Adaptation Layer Issues ATM适配层问题

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712329

A. Nilsson, Zhi Cui

引用次数: 1

Matched Field Processing: An Overview 匹配字段处理:概述

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712256

H. B. Riley, J. Tague

引用次数: 1

Robust Control of a Vibrating Link Robot Manipulator 振动连杆机器人机械臂的鲁棒控制

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712376

D. Shukla, D. Dawson, F. Paul

引用次数: 0

A Compact Finite Volume Scheme for 2-D Stefan Problems and Vector/Multiprocessor Computers 二维Stefan问题和矢量/多处理器计算机的紧凑有限体积格式

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712259

R. White, B. N. Borah, A. Kyrillidis

引用次数: 0

Bridging Behavioral and Register-Transfer Synthesis 架起行为与语域迁移综合的桥梁

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712208

S. Bhattacharya, F. Brglez

{"title":"Bridging Behavioral and Register-Transfer Synthesis","authors":"S. Bhattacharya, F. Brglez","doi":"10.1109/SSST.1992.712208","DOIUrl":"https://doi.org/10.1109/SSST.1992.712208","url":null,"abstract":"This paper considers register-transfer synthesis and optimization from a control-data flowgraph specification. In contrast to scheduling under resource constraints, we derive a register-transfer (RT) description without imposing constraints on resources. The initial RT-level description may seem to have an excessive number of functional units and multiplexors, however it will typically exhibit also high signal reconvergence. We demonstrate with non-trivial benchmark examples that regions of high signal reconvergence offer high resynthesis and optimization potential also at RT-level, producing standard cell realizations that are comparable and competitive with alternate approaches in all aspects: layout area, path delay and gate-level testability. Tradeoffs in resource allocation are examined at RT-level only after optimizing the initial description. The RT-level description we generate serves as a top-level input to OASIS, which expands it to the required data-path components, synthesizes all control specifications, performs test generation and global optimization by redundancy removal and submits the final standard cell netlist for automatic placement and routing.","PeriodicalId":359363,"journal":{"name":"The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory","volume":"38 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129621790","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Computer Communications: Ideas and Trends 计算机通信:思想和趋势

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712177

D. Winkelstein

引用次数: 0

CAzM 5.0- A Robust, Table-Based Analog Circuit Simulator 一个健壮的，基于表格的模拟电路模拟器

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712334

W. Richards

引用次数: 1

CALLAS/OASIS: Combining Behavioral and Register-Transfer Synthesis Systems CALLAS/OASIS:结合行为和注册-转移综合系统

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712211

M. Pilsl, F. Brglez

引用次数: 2

Multilevel Metal Using Submicron Copper Interconnects 使用亚微米铜互连的多层金属

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712179

B. Rogers, S. Bothra, S. Bobbio, M. Kellam

引用次数: 0

Enhancing Computer Engineering Education with Verilog/suo R/ HDL 用Verilog/suo R/ HDL加强计算机工程教育

The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design System Theory Pub Date : 1992-03-01 DOI: 10.1109/SSST.1992.712207

D. Jackson, S.J. Hannah

引用次数: 2