Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference最新文献_第2页

Logic systems for path delay test generation 路径延迟测试生成逻辑系统

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410638

S. Bose, P. Agrawal, V. Agrawal

引用次数: 20

A net-based semantics for VHDL 一个基于网络的VHDL语义

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410685

W. Damm, B. Josko, R. Schlör

引用次数: 24

The MODES Global Control Environment - A tool for rapid prototyping MODES全球控制环境-一个快速原型的工具

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410659

C. Munk, Pierre Ukelo, A. Vachoux, D. Mlynek

引用次数: 3

Test generation based on synthesizable VHDL descriptions 基于可合成VHDL描述的测试生成

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410675

M. Masud, M. Karunaratne

引用次数: 1

TONIC: A timing database for VLSI design 用于超大规模集成电路设计的时序数据库

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410672

Gregory Schulte, P. Tong, S. Rusu, Stuart Taylor

引用次数: 0

A dynamic communication strategy for the distributed ATPG system DPLATON 分布式ATPG系统DPLATON的动态通信策略

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410649

M. J. Aguado, M. Corbalan, E. D. L. Torre, C. López-Barrio

引用次数: 1

A formal model for coupling computer based system and physical systems 计算机系统与物理系统耦合的形式化模型

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410631

M. Brielmann, B. Kleinjohann

引用次数: 12

Conditional and unconditional hardware sharing in pipeline synthesis 管道合成中的条件和无条件硬件共享

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410644

U. Prabhu, B. Pangrle

引用次数: 6

Aspects of realizing the CFI design representation specification in the NELSIS framework 在NELSIS框架中实现CFI设计表示规范的几个方面

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410700

P. M. Kist, R. V. Leuken, M. Sim

{"title":"Aspects of realizing the CFI design representation specification in the NELSIS framework","authors":"P. M. Kist, R. V. Leuken, M. Sim","doi":"10.1109/EURDAC.1993.410700","DOIUrl":"https://doi.org/10.1109/EURDAC.1993.410700","url":null,"abstract":"The CFI (CAD Framework initiative) organization aims to provide solutions for concurrent engineering by defining a set of standard textual specifications for interfaces that should enable ECAD tool consumers to incorporate tools from various vendors. The most mature of these specifications is the DRPI, a programming interface which specifies the data schema and functions for manipulating elementary ECAD objects. The authors' objective was to implement the DRPI specification utilizing the NELSIS CAD framework. NELSIS supports a large grained schema; there is just one entity type (called the design object) for representing the design data. Additional entities in the schema provide relational information about the design object. In contrast, the DRPI data schema is fine grained; all data are represented explicitly and homogeneously by many entities. To bridge the gap, an object manager is required. The authors have coupled DRPI to NELSIS in two different ways. The first uses a custom-built dedicated object manager implemented in C, and the second uses a general purpose object oriented manager implemented in C++. The focus is on the schema mapping. The authors provide suggestions for enhancing the CFI schema, and highlight the problems and solutions of performing the mapping. They conclude with several open questions and recommendations.<<ETX>>","PeriodicalId":339176,"journal":{"name":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131235228","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Post-analysis-based clustering dramatically improves the Fiduccia-Mattheyses algorithm 基于后分析的聚类极大地改进了fiduccia - matthews算法

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410611

Y. Saab

引用次数: 9