Parallel Computing in Electrical Engineering, 2004. International Conference on最新文献_第7页

Reconfigurable On-Chip SIMD Processor Architectures for Intelligent CMOS Camera Chips 用于智能CMOS相机芯片的可重构片上SIMD处理器架构

Parallel Computing in Electrical Engineering, 2004. International Conference on Pub Date : 2004-09-07 DOI: 10.1109/PCEE.2004.61

D. Fey, L. Hoppe, A. Loos

引用次数: 4

Large-Scale Tolerance Analysis 大规模公差分析

Parallel Computing in Electrical Engineering, 2004. International Conference on Pub Date : 2004-09-07 DOI: 10.1109/PCEE.2004.40

D. Fimmel, Stefan Quitzk, W. Schwarz

引用次数: 1

Program Graph Scheduling for SMP Clusters with Communication on-the-Fly Based on Extended DS Approach 基于扩展DS方法的动态通信SMP集群程序图调度

Parallel Computing in Electrical Engineering, 2004. International Conference on Pub Date : 2004-09-07 DOI: 10.1109/PCEE.2004.57

L. Masko

{"title":"Program Graph Scheduling for SMP Clusters with Communication on-the-Fly Based on Extended DS Approach","authors":"L. Masko","doi":"10.1109/PCEE.2004.57","DOIUrl":"https://doi.org/10.1109/PCEE.2004.57","url":null,"abstract":"This paper deals with a problem of program graph scheduling for a parallel with dynamic processor switching and data transfers on the fly. The architecture of such system is based on a concept of SMP clusters implemented in network-on-chip (NoC) modules, which connect processors to shared memory modules. Processors can by dynamically switched between clusters at runtime, allowing dynamic distribution of computation and communication between processor clusters. The collective communication capabilities of an intra-cluster communication network allow using data reads on the fly for effective intra-cluster data transfers. It consists in parallel readings of data which are written or read to/from a memory module through an internal data exchange network by many processors in this cluster. The paper presents a two-level scheduling algorithm based on Extended Dominant Sequence. The higher-level part of the algorithm defines distribution of program graph nodes between NoC modules. The lower-level part determines the scheduling of the program graph for a given distribution of program nodes on processors and SMP clusters.","PeriodicalId":338403,"journal":{"name":"Parallel Computing in Electrical Engineering, 2004. International Conference on","volume":"99 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127106040","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver 基于simd - dsp的DVB-T接收机软硬件协同设计

Parallel Computing in Electrical Engineering, 2004. International Conference on Pub Date : 1900-01-01 DOI: 10.1109/PCEE.2004.35

H. Seidel, G. Cichon, P. Robelly, M. Bronzel, G. Fettweis

引用次数: 2