发布求助
文献互助 智能选刊 最新文献

Proceedings Design, Automation and Test in Europe Conference and Exhibition最新文献

筛选
英文 中文
Design of very deep pipelined multipliers for FPGAs fpga的深管道乘法器设计
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1269200
A. Panato, S. V. Silva, F. Wagner, M. Johann, R. Reis, S. Bampi
{"title":"Design of very deep pipelined multipliers for FPGAs","authors":"A. Panato, S. V. Silva, F. Wagner, M. Johann, R. Reis, S. Bampi","doi":"10.1109/DATE.2004.1269200","DOIUrl":"https://doi.org/10.1109/DATE.2004.1269200","url":null,"abstract":"This work investigates the use of very deep pipelines for implementing circuits in FPGAs, where each pipeline stage is limited to a single FPGA logic element (LE). The architecture and VHDL design of a parameterized integer array multiplier is presented and also an IEEE 754 compliant 32-bit floating-point multiplier. We show how to write VHDL cells that implement such approach, and how the array multiplier architecture was adapted. Synthesis and simulation were performed for Altera Apex20KE devices, although the VHDL code should be portable to other devices. For this family, a 16 bit integer multiplier achieves a frequency of 266 MHz, while the floating point unit reaches 235 MHz, performing 235 MFLOPS in an FPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and other considerations to apply the technique in real designs are also addressed.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115596506","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Efficient modular testing of SoCs using dual-speed TAM architectures 采用双速TAM架构的soc高效模块化测试
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1268883
Anuja Sehgal, K. Chakrabarty
{"title":"Efficient modular testing of SoCs using dual-speed TAM architectures","authors":"Anuja Sehgal, K. Chakrabarty","doi":"10.1109/DATE.2004.1268883","DOIUrl":"https://doi.org/10.1109/DATE.2004.1268883","url":null,"abstract":"The increasing complexity of system-on-chip (SOC) integrated circuits has spurred the development of versatile automatic test equipment (ATE) that can simultaneously drive different channels at different data rates. Examples of such ATEs include the Agilent 93000 series tester based on port scalability and the test processor-per-pin architecture, and the Tiger system from Teradyne. The number of tester channels with high data rates may be constrained in practice however due to ATE resource limitations, the power rating of the SOC, and scan frequency limits for the embedded cores. Therefore, we formulate the following optimization problem: given two available data rates for the tester channels, an SOC-level test access mechanism (TAM) width W, V (V < W) channels that can transport test data at the higher data rate, determine an SOC TAM architecture that minimizes the testing time. We present an efficient heuristic algorithm for TAM optimization that exploits port scalability of ATEs to reduce SOC testing time and test cost. We present experimental results on dual-speed TAM optimization for the ITC'2002 SOC test benchmarks.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"6 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116742643","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
Managing don't cares in Boolean satisfiability 管理并不关心布尔的可满足性
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1268858
Sean Safarpour, A. Veneris, R. Drechsler, Joanne Lee
{"title":"Managing don't cares in Boolean satisfiability","authors":"Sean Safarpour, A. Veneris, R. Drechsler, Joanne Lee","doi":"10.1109/DATE.2004.1268858","DOIUrl":"https://doi.org/10.1109/DATE.2004.1268858","url":null,"abstract":"Advances in Boolean satisfiability solvers have popularized their use in many of today's CAD VLSI challenges. Existing satisfiability solvers operate on a circuit representation that does not capture all of the structural circuit characteristics and properties. This work proposes algorithms that take into account the circuit don't care conditions thus enhancing the performance of these tools. Don't care sets are addressed in this work both statically and dynamically to reduce the search space and guide the decision making process. Experiments demonstrate performance gains.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116177854","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
SystemVerilog for VHDL users SystemVerilog为VHDL用户
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1269080
T. Fitzpatrick
{"title":"SystemVerilog for VHDL users","authors":"T. Fitzpatrick","doi":"10.1109/DATE.2004.1269080","DOIUrl":"https://doi.org/10.1109/DATE.2004.1269080","url":null,"abstract":"SystemVerilog was developed to provide an evolutionary path from existing hardware description languages (HDLs) to next-generation design and verification methodologies necessary to support the development of the increasingly complex SoC designs of today and tomorrow. Although its roots are firmly planted in Verilog, many of the features of SystemVerilog were targeted to address capabilities that VHDL users have had for years. This tutorial will provide an overview of SystemVerilog, focusing on those language features that enable the adoption of SystemVerilog by VHDL designers, such as complex and user-defined data types, multi-dimensional arrays, and the concept of strong data type checking. In addition, we will show how VHDL and Verilog users can take advantage of distinct SystemVerilog features to improve their productivity with advanced coding capability and built-in verification.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121223078","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
An application of parallel discrete event simulation algorithms to mixed domain system simulation 并行离散事件仿真算法在混合域系统仿真中的应用
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1269085
D. K. Reed, S. Levitan, J. Boles, J. A. Martínez, D. Chiarulli
{"title":"An application of parallel discrete event simulation algorithms to mixed domain system simulation","authors":"D. K. Reed, S. Levitan, J. Boles, J. A. Martínez, D. Chiarulli","doi":"10.1109/DATE.2004.1269085","DOIUrl":"https://doi.org/10.1109/DATE.2004.1269085","url":null,"abstract":"We present our system-level co-simulation environment for mixed domain microsystems. The environment provides synchronization and co-simulation between the Chatoyant MOEMS (micro-electro mechanical systems) simulator and ModelTech ModelSim. By using shared memory IPC (inter-process communication) and PDES (parallel discrete event simulation) techniques, we achieve two orders of magnitude speedup over standard pipe/socket communication.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121549218","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Context-aware performance analysis for efficient embedded system design 面向高效嵌入式系统设计的上下文感知性能分析
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1007/978-1-4020-6488-3_5
M. Jersak, R. Henia, R. Ernst
{"title":"Context-aware performance analysis for efficient embedded system design","authors":"M. Jersak, R. Henia, R. Ernst","doi":"10.1007/978-1-4020-6488-3_5","DOIUrl":"https://doi.org/10.1007/978-1-4020-6488-3_5","url":null,"abstract":"","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"52 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124361528","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 51
System level power modeling and simulation of high-end industrial network-on-chip 高端工业片上网络系统级功率建模与仿真
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1007/1-4020-8076-X_13
A. Bona, V. Zaccaria, R. Zafalon
{"title":"System level power modeling and simulation of high-end industrial network-on-chip","authors":"A. Bona, V. Zaccaria, R. Zafalon","doi":"10.1007/1-4020-8076-X_13","DOIUrl":"https://doi.org/10.1007/1-4020-8076-X_13","url":null,"abstract":"","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124427888","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 80
SoftContract: an assertion-based software development process that enables design-by-contract SoftContract:基于断言的软件开发过程，支持契约式设计
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1268873
J. Brunel, M. Natale, A. Ferrari, P. Giusto, L. Lavagno
{"title":"SoftContract: an assertion-based software development process that enables design-by-contract","authors":"J. Brunel, M. Natale, A. Ferrari, P. Giusto, L. Lavagno","doi":"10.1109/DATE.2004.1268873","DOIUrl":"https://doi.org/10.1109/DATE.2004.1268873","url":null,"abstract":"This paper discusses a model-based design flow for requirements in distributed embedded software development. Such requirements are specified using a language similar to linear temporal logic which allows one to reason about time and sequencing. They consist of assertions which must hold for a design, given some assumptions on its environment. They can be checked both during simulation and, at least for a subset, even on the target. The key contribution of the paper is the extension to the embedded software domain of assertion-based verification, and the automated generation of property-checking code in multiple target languages, from simulation, to prototyping, to final production.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"33 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124676588","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
An asynchronous synthesis toolset using Verilog 使用Verilog的异步合成工具集
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1268948
F. Burns, D. Shang, A. Koelmans, A. Yakovlev
{"title":"An asynchronous synthesis toolset using Verilog","authors":"F. Burns, D. Shang, A. Koelmans, A. Yakovlev","doi":"10.1109/DATE.2004.1268948","DOIUrl":"https://doi.org/10.1109/DATE.2004.1268948","url":null,"abstract":"We present a new CAD tool set for generating asynchronous circuits from high-level Verilog level-sensitive specifications. Initially, high-level Verilog descriptions are compiled and converted into a novel intermediate Petri net format. The intermediate format is subsequently passed to optimization tools and mapping tools where it is directly mapped into asynchronous datapath and control circuits using David cells (DCs). Finally, logic optimization tools are applied to generate speed-independent (SI) circuits. The speed independent circuits generated perform well compared to circuits generated by existing asynchronous tools.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124937861","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Net and pin distribution for 3D package global routing 网络和引脚分布的3D封装全局路由
Proceedings Design, Automation and Test in Europe Conference and Exhibition Pub Date : 2004-02-16 DOI: 10.1109/DATE.2004.1269111
J. Minz, M. Pathak, S. Lim
{"title":"Net and pin distribution for 3D package global routing","authors":"J. Minz, M. Pathak, S. Lim","doi":"10.1109/DATE.2004.1269111","DOIUrl":"https://doi.org/10.1109/DATE.2004.1269111","url":null,"abstract":"In this paper, we study the net and pin distribution problem for global routing targeting three dimensional packaging layout via system-on-package (SOP). The routing environment for the new emerging mixed-signal SOP technology is more advanced than that of the conventional PCB or MCM technology - pins are located at all layers of SOP packaging substrate rather than the top-most layer only. This is the first work to formulate and solve the multi-layer net and pin distribution for layer, wirelength, and crosstalk minimization.","PeriodicalId":335658,"journal":{"name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-02-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130476081","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信