1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献_第9页

A Winchester data path and servo signal processor family 温彻斯特数据路径和伺服信号处理器家族

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156777

J. Holt, A. Strong, E. Erwin, J. Frazee, D. Hu

引用次数: 1

A wafer with electrically programmable interconnections 具有电可编程互连的晶圆片

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156864

H. Stopper

引用次数: 16

A triple-level wired 24K gate CMOS gate array 三电平有线24K栅极CMOS栅极阵列

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156854

T. Saigo, K. Niwa, T. Ohto, S. Kurosawa, T. Takada

引用次数: 0

A custom IC for image processing and recognition 用于图像处理和识别的定制IC

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156800

P. De Muelenaere, J. Legat, P. Deleuze, P. Jespers

引用次数: 2

A 280ps Josephson 4b × 4b parallel multiplier 280ps约瑟夫森4b × 4b并行乘法器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156724

J. Sone, J. Tsai, S. Ema, H. Abe

引用次数: 1

A CMOS microprocessor with instruction-controlled register file and ROM 带有指令控制寄存器文件和ROM的CMOS微处理器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156871

H. Maejima, H. Kida, T. Kihara, S. Baba, Y. Akao

引用次数: 1

A 4K CMOS gate array with automatically-generated test circuits 具有自动生成测试电路的4K CMOS门阵列

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156857

S. Kuboki, I. Masuda, T. Hayashi, S. Torii

引用次数: 1

Two 35ns 64K CMOS EEPROMs 两个35ns 64K CMOS eeprom

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156774

R. Jolly, R. Tesch, K. J. Campbell, D. Tennant, J. Olund, B. Cremen, R. Lefferts, P. A. Andrews

{"title":"Two 35ns 64K CMOS EEPROMs","authors":"R. Jolly, R. Tesch, K. J. Campbell, D. Tennant, J. Olund, B. Cremen, R. Lefferts, P. A. Andrews","doi":"10.1109/ISSCC.1985.1156774","DOIUrl":"https://doi.org/10.1109/ISSCC.1985.1156774","url":null,"abstract":"A CMOS EEPROM that is fully bipolar PROM compatible at half the power’ and a companion EBPROM, which are metal mask options, will he reported. Both devices have a typical address access of 3511s. Packaged in a 600mil24-pin DIP, the bipolar PROM replacement device, uses a timed 9V signal for progamming. The EPPROM, in a 28-pin DIP, is compatiblc with industry standard 64K latch-timer E2PROMs. The memories use an N-well CblOS process with a single metal layer, two polysilicon layers, 2 p minimum gate lengths and 400a second gate oxides. The process includes N-channel enhancement and depletion transistors as well as P-channel enhancement transistors. Previous attempts to reach the bipolar PROM speeds with EEPROM3 used four transistor cells with differential sensing. The current design uses a conventional two-transistor floating-gate tunnel oxide ell^\"'^ as shown in Figure 2; cutting core area and wordline capacitance in half. The E~PROMS achieve a short access through static NMOS bootstrapping circuit techniques, a single-ended sensing, and substrate bias. Multiple chip enable buffers are used to obtain equal chip enable and address access times. Sixteen columns of redundancy (2 bytes) implemented with EZPROM fuses increase yield. Additionally, data-out circuitry achieves a full 9.6mA 101. Substrate bias generation on P-type non-epitaxial starting material was used to improve performance of N-channel transistors, reduce junction capacitance and eliminate the possibility of latch-up from input and output voltage undershoot. Substrate voltage i s regulated at approximately -2.5V.","PeriodicalId":309244,"journal":{"name":"1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122504168","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

A 1Mb CMOS DRAM with a divided bitline matrix architecture 采用分割位线矩阵结构的1Mb CMOS DRAM

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156856

R. Taylor, M. Johnson

引用次数: 13

A monolithic signal processor for neurophysiological telemetry 用于神经生理遥测的单片信号处理器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156763

M. Dorman, M. Prisbe, H. Allen, J. Knutti, J. Schott, J. Meindl

引用次数: 3