1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers最新文献_第3页

Design and simulation of self-aligned modulation doped AlGaAs/GaAs ICs 自对准调制掺杂AlGaAs/GaAs集成电路的设计与仿真

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156868

M. Shur, Tzu-Hung Chen, C. Hyun, P. Jenkins

引用次数: 0

A family of CMOS compatible bandgap references 一个家族的CMOS兼容带隙参考

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156737

M. Degrauwe, E. Vittoz, H. Oguey, O. Leuthold

引用次数: 5

A bi-fet operational amplifier with 400ns settling time 具有400ns稳定时间的双场效应运算放大器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156819

R. Russel, J. Moyer

引用次数: 1

A collinear 3-chip image sensor 共线3芯片图像传感器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156739

T. Aoki, H. Nakatani, M. Kojima, S. Ohashi, I. Teramoto, H. Mizuno

引用次数: 4

A 470MHz 5V CATV tuner 470MHz 5V有线电视调谐器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156746

C. Yamada, Y. Ueki, M. Itoh, A. Satoh, K. Ohya

引用次数: 1

A LAN system interface chip with selectable bus protocols 具有可选总线协议的局域网系统接口芯片

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156768

D. Walters, P. Lou, O. Fanini, P. Koeppen

{"title":"A LAN system interface chip with selectable bus protocols","authors":"D. Walters, P. Lou, O. Fanini, P. Koeppen","doi":"10.1109/ISSCC.1985.1156768","DOIUrl":"https://doi.org/10.1109/ISSCC.1985.1156768","url":null,"abstract":"THE DESIGN OF A CHIP providing interface to a VLSI chip set implementing an IEEE802.5 compatible Local Area Network (LAN) adapter will be described. The chip set’ includes pairs of VLSI and MSI media interface chips. The attaching system bus can be microprocessor compatible, eight or sixteen bits wide, and either synchronous or asychronous. The chip’s buffered DMA channel supports 5Mb/s peak bandwidth, 24b system addresses, cycle steal and burst modes, bus error, bus release, and communication between digital systems with different byte addressing conventions’. Other features include a system memory-mapped window allowing read/write access to the adapter memory, and a communication port with command and status registers supporting interrupts and interrupt knowledge vectoring. The logic generates parity for address and data bytes, and provides parity error handling options. Test modes assist both device stuck fault test coverage and board level testing. A block diagram of the chip is shown in Figure 1. A 5V, 2 . 4 ~ NMOS technology with single metal and polysilicon interconnect levels was used to fabricate the design on an epitaxial P on P+ substrate. Metal width sizing of interconnect for supplies and critical signals supports a 40,000-hour power-on reliability requirement. The substrate is biased at -2V by two integrated charge pumps placed on opposite sides of the chip. Logic is incorporated into the chip to protect output buffers by asserting an internal reset signal in the event that any of the input clocks should fail to oscillate while power is applied. A 104K square mil die (Figure 4) is packaged in a 100-pin grid array, and contains 18.6K transistors that were laid out and designed with custom and automated3 methods. High-speed synchronizers condition asychronous system bus signals to the chip’s internal clock system. To enhance reliability, the synchronizers were designed to minimize propagation delay, maximize time available for outputs to achieve valid logic levels, and to avoid disturbing the feedback system within the resolution time. Logic receiving synchronizer outputs has been","PeriodicalId":309244,"journal":{"name":"1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"146 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122610873","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

15MHz CMOS switched capacitor filters 15MHz CMOS开关电容滤波器

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156872

D. Ribner, M. Copeland, M. Milkovic

引用次数: 8

A 64K EEPROM with extended temperature and page mode operation 具有扩展温度和页面模式操作的64K EEPROM

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156797

P. Suciu, M. Briner, C. Bill, D. Rinerson

引用次数: 3

A 1.5µCMOS gate array with configurable ROM and RAM 具有可配置ROM和RAM的1.5µCMOS门阵列

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156783

M. Ueda, K. Sakashita, R. Yonezu, T. Fujimura, T. Arakawa, S. Asai, Y. Kuramitsu

引用次数: 2

CAE work stations CAE工作站

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI: 10.1109/ISSCC.1985.1156847

I. Getreu, R. Streiber

引用次数: 0