2010 IEEE/ACM International Symposium on Nanoscale Architectures最新文献_第2页

Intel LVS logic as a combinational logic paradigm in CNT technology 英特尔LVS逻辑是碳纳米管技术中的一种组合逻辑范式

2010 IEEE/ACM International Symposium on Nanoscale Architectures Pub Date : 2010-06-17 DOI: 10.1109/NANOARCH.2010.5510922

Bao Liu, Zhen Cao, Jun Tao, Xuan Zeng, Pushan Tang, H. P. Wong

引用次数: 3

Memristor based programmable threshold logic array 基于忆阻器的可编程阈值逻辑阵列

2010 IEEE/ACM International Symposium on Nanoscale Architectures Pub Date : 2010-06-17 DOI: 10.1109/NANOARCH.2010.5510933

Jeyavijayan Rajendran, H. Manem, R. Karri, G. Rose

引用次数: 61

UNION: A unified inter/intra-chip optical network for chip multiprocessors UNION:用于芯片多处理器的统一片间/片内光网络

2010 IEEE/ACM International Symposium on Nanoscale Architectures Pub Date : 2010-06-01 DOI: 10.1109/NANOARCH.2010.5510930

Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, M. Nikdast, Xuan Wang, Jiang Xu

{"title":"UNION: A unified inter/intra-chip optical network for chip multiprocessors","authors":"Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, M. Nikdast, Xuan Wang, Jiang Xu","doi":"10.1109/NANOARCH.2010.5510930","DOIUrl":"https://doi.org/10.1109/NANOARCH.2010.5510930","url":null,"abstract":"As modern computing systems become increasingly complex, communication efficiency among and inside chips has become as important as the computation speeds of individual processor cores. Traditionally, inter-chip and intra-chip communication architectures are separately designed to maximize design flexibility under different constraints. However, jointly designing communication architectures for both inter-chip and intra-chip communication could potentially yield better solutions. In this paper, we present a unified inter/intra-chip optical network, called UNION, for chip multiprocessors (CMP). UNION is based on recent progress in nano-photonic technologies. It connects not only processors on a single CMP but also multiple CMPs in a system. UNION employs a hierarchical optical network to separate inter-chip communication traffic from intra-chip communication traffic. It fully utilizes a single optical network to transmit both payload packets and control packets. The network controller on each CMP not only manages intra-chip communications but also collaborate with each other to facilitate inter-chip communications. We compared CMPs using UNION with those using a matched electronic counterpart in 45 nm process. Based on eight applications, simulation results show that on average UNION improves CMP performance by 3.1X while reducing 92% of network energy consumption and 52% of communication delay.","PeriodicalId":306717,"journal":{"name":"2010 IEEE/ACM International Symposium on Nanoscale Architectures","volume":"563 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116283339","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 21

Fast equivalence-checking for quantum circuits 量子电路的快速等效检验

2010 IEEE/ACM International Symposium on Nanoscale Architectures Pub Date : 2009-09-22 DOI: 10.26421/QIC10.9-10-1

S. Yamashita, I. Markov

引用次数: 63