{"title":"用于FPGA和结构化ASIC应用的双极性cntfet的常规结构设计","authors":"M. D. Marchi","doi":"10.1109/NANOARCH.2010.5510923","DOIUrl":null,"url":null,"abstract":"In this paper, we propose for the first time the application of ambipolar CNTFETs with in-field controllable polarities to design regular fabrics with static logic. We exploit the high expressive power provided by complementary static logic built with ambipolar CNTFETs to design compact and efficient configurable gates. After evaluating a polarity-aware logic design for the configurable gates, we selected a number of gates with an And-Or-Inverter structure and produced a first comparison with existent medium-grained logic blocks, like the Actel ACT1 and 4-input LUTs [1]. Preliminary evaluation of our gates indicates improvements of around 47% over the ACT1 and of about 18× with respect to 4-input LUTs in terms of area×normalized delay.","PeriodicalId":306717,"journal":{"name":"2010 IEEE/ACM International Symposium on Nanoscale Architectures","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications\",\"authors\":\"M. D. Marchi\",\"doi\":\"10.1109/NANOARCH.2010.5510923\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose for the first time the application of ambipolar CNTFETs with in-field controllable polarities to design regular fabrics with static logic. We exploit the high expressive power provided by complementary static logic built with ambipolar CNTFETs to design compact and efficient configurable gates. After evaluating a polarity-aware logic design for the configurable gates, we selected a number of gates with an And-Or-Inverter structure and produced a first comparison with existent medium-grained logic blocks, like the Actel ACT1 and 4-input LUTs [1]. Preliminary evaluation of our gates indicates improvements of around 47% over the ACT1 and of about 18× with respect to 4-input LUTs in terms of area×normalized delay.\",\"PeriodicalId\":306717,\"journal\":{\"name\":\"2010 IEEE/ACM International Symposium on Nanoscale Architectures\",\"volume\":\"40 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-06-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE/ACM International Symposium on Nanoscale Architectures\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NANOARCH.2010.5510923\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE/ACM International Symposium on Nanoscale Architectures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NANOARCH.2010.5510923","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13
摘要
本文首次提出将具有场内可控极性的双极性cntfet用于设计具有静态逻辑的规则织物。我们利用由双极性cntfet构建的互补静态逻辑提供的高表达能力来设计紧凑高效的可配置门。在评估了可配置门的极性感知逻辑设计后,我们选择了许多具有and - or - inverter结构的门,并与现有的中粒度逻辑块(如Actel ACT1和4输入LUTs[1])进行了首次比较。对我们的门的初步评估表明,在area×normalized延迟方面,相对于4输入lut,我们的门比ACT1改进了约47%,提高了约18倍。
Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications
In this paper, we propose for the first time the application of ambipolar CNTFETs with in-field controllable polarities to design regular fabrics with static logic. We exploit the high expressive power provided by complementary static logic built with ambipolar CNTFETs to design compact and efficient configurable gates. After evaluating a polarity-aware logic design for the configurable gates, we selected a number of gates with an And-Or-Inverter structure and produced a first comparison with existent medium-grained logic blocks, like the Actel ACT1 and 4-input LUTs [1]. Preliminary evaluation of our gates indicates improvements of around 47% over the ACT1 and of about 18× with respect to 4-input LUTs in terms of area×normalized delay.