Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era最新文献_第2页

Alternative architectures for video signal processing 视频信号处理的替代架构

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844521

W. Wolf

引用次数: 3

Specification and validation of information processing systems by process encapsulation and symbolic execution 通过过程封装和符号执行对信息处理系统进行规范和验证

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844535

W. Boßung, T. Geyer, S. Huss, L. Wehmeyer

引用次数: 1

Mead-Conway VLSI design approach and system design challenges ahead Mead-Conway超大规模集成电路设计方法和系统设计挑战

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844520

L. Conway

引用次数: 0

Emerging trends in VLSI test and diagnosis VLSI测试和诊断的新趋势

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844524

Y. Zorian

引用次数: 10

Low power VLSI architecture for 2D-mesh video object motion tracking 二维网格视频目标运动跟踪的低功耗VLSI架构

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844532

Wael Badawy, M. Bayoumi

{"title":"Low power VLSI architecture for 2D-mesh video object motion tracking","authors":"Wael Badawy, M. Bayoumi","doi":"10.1109/IWV.2000.844532","DOIUrl":"https://doi.org/10.1109/IWV.2000.844532","url":null,"abstract":"This paper presents a low power VLSI architecture for video object motion tracking. Power has been reduced at both algorithmic and arithmetic levels. The video object is modeled as a 2D hierarchical structured mesh, where the deformation of the mesh represents the dynamics of the object across the video sequence. The algorithm benefits from the small number of bits that describe the mesh topology. Low power has been achieved in the algorithm level by: (1) modeling the mesh into independent triangular patches that can be processed in parallel, (2) each patch is hierarchical triangulated using structured technique, which can be pipelined using simple unit, and (3) using the three steps motion estimation algorithm to simplify the motion estimation of the mesh nodes. On the arithmetic level, low power has been achieved by using multiplication-free affine transformation because of the followed triangle topology. A VLSI architecture is developed based on the proposed algorithm. The architecture consists of two main parts, a mesh-based motion estimation unit and a mesh-based motion compensation unit. The first unit is based on parallel block matching motion estimation to optimize the latency. The second uses parallel threads. Each thread implements a pipelined chain of scalable multiplication-free affine units. The architecture has been prototyped and its performance measures have been evaluated. This processor can be used in online object-based video applications such as in MPEG-4, and VRML.","PeriodicalId":300014,"journal":{"name":"Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132691009","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 7

PicoRadio: Ad-hoc wireless networking of ubiquitous low-energy sensor/monitor nodes PicoRadio:无所不在的低能量传感器/监控节点的自组织无线网络

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844522

J. Rabaey, J. Ammer, J. L. D. Silva, D. Patel

引用次数: 167

RT-level interconnect optimization in DSM regime DSM制度下rt级互连优化

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844543

S. Katkoori, S. Alupoaei

引用次数: 14

A low-latency FIFO for mixed-clock systems 用于混合时钟系统的低延迟FIFO

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844540

Tiberiu Chelcea, S. Nowick

引用次数: 89

An empirical and analytical comparison of delay elements and a new delay element design 延时元件的经验分析比较和一种新的延时元件设计

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844534

N.R. Mahapatra, S. V. Garimella, A. Tareen

引用次数: 46

Multilanguage design of a robot arm controller: Case study 机器人手臂控制器的多语言设计:案例研究

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era Pub Date : 2000-04-27 DOI: 10.1109/IWV.2000.844526

G. Nicolescu, P. Coste, F. Hessel, P. LeMarrec, A. Jerraya

引用次数: 3