发布求助
文献互助 智能选刊 最新文献

2015 IEEE 24th Asian Test Symposium (ATS)最新文献

筛选
英文 中文
On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs 利用辅助电路改进sram的耦合故障检测
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-22 DOI: 10.1109/ATS.2015.18
Josef Kinseher, L. Zordan, I. Polian
{"title":"On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs","authors":"Josef Kinseher, L. Zordan, I. Polian","doi":"10.1109/ATS.2015.18","DOIUrl":"https://doi.org/10.1109/ATS.2015.18","url":null,"abstract":"As technology scales down, the density of SRAM devices increases drastically, and their storage capacity grows at the same time. Moreover, SRAMs become more prone to physical defects in each technology node, which therefore increases the need of effective tests with high fault coverage. It has been shown that resistive-bridging defects induce coupling faults that may increase defective parts per million levels if not well covered during manufacturing test. In this work, we study the reuse of read and write assist techniques, commonly applied to improve the functional margins of SRAM core-cells, to improve the coverage of coupling faults. This analysis is based on extensive injection of resistive bridging defects in core-cells of a commercial low-power SRAM. We show that assist circuits can be leveraged to increase the sensitization of defects causing coupling faults by 10-12%, however, they need to be used carefully.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"87 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123758683","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays 嵌入式自旋传递转矩(STT) MRAM阵列缺陷与故障的模型研究
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-22 DOI: 10.1109/ATS.2015.39
Ashwin Chintaluri, A. Parihar, S. Natarajan, Helia Naeimi, A. Raychowdhury
{"title":"A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays","authors":"Ashwin Chintaluri, A. Parihar, S. Natarajan, Helia Naeimi, A. Raychowdhury","doi":"10.1109/ATS.2015.39","DOIUrl":"https://doi.org/10.1109/ATS.2015.39","url":null,"abstract":"There has been a significant interest in Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) as a candidate for emerging memory technology for last-level embedded caches in the recent years. High density (3-4x of SRAM), non-volatility, nano-second Read and Write speeds, and process and voltage compatibility with CMOS are the attractive properties of this technology. A few studies have expounded on the reliability in this technology but various fault manifestations have not been studied in detail in the past. This paper attempts to study the fault models in STT-MRAM under both parametric variations as well as electrical defects (opens and shorts). Sensitivity of Read, Write and Retention to material and lithographic process parameters has been studied. Also electrical defects viz. intra-cell and inter-cell opens and shorts have been considered and the corresponding fault models have been identified and classified.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131435902","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 21
Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key 通过LFSR密钥保护IEEE 1687-2014标准仪器访问
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-22 DOI: 10.1109/ATS.2015.23
Hejia Liu, V. Agrawal
{"title":"Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key","authors":"Hejia Liu, V. Agrawal","doi":"10.1109/ATS.2015.23","DOIUrl":"https://doi.org/10.1109/ATS.2015.23","url":null,"abstract":"IEEE 1687-2014 Standard provides an effective method for accessing on-chip instruments for testing, debugging and board configuration. The standard, however, causes a safety problem because anyone can access the chip instruments, set inputs and obtain safety critical information. In recent work, a lock in the segment insertion bit (SIB) and a corresponding unlocking key application procedure have been proposed for securing the 1687. This paper provides a linear feedback shift register (LFSR) based key generation mechanism that enhances the security of 1687 very significantly. By reconfiguring m (a small number) scan flip-flops into an LFSR that generates the key to unlock the SIB, we show a substantial increase in the expected break-in time.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130096005","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions 一种基于FF转换相关性降低捕获功率的不在意填充方法
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-22 DOI: 10.1109/ATS.2015.10
Masayoshi Yoshimura, Yoshiyasu Takahashi, Hiroshi Yamazaki, Toshinori Hosokawa
{"title":"A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions","authors":"Masayoshi Yoshimura, Yoshiyasu Takahashi, Hiroshi Yamazaki, Toshinori Hosokawa","doi":"10.1109/ATS.2015.10","DOIUrl":"https://doi.org/10.1109/ATS.2015.10","url":null,"abstract":"High power dissipation can occur by high launch-induced switching activity when the response to a test pattern is captured by flip-flops (FFs) in at-speed scan testing, resulting in excessive IR drop. IR drop may cause significant capture-induced yield loss in the deep-submicron era. It is known that test modification methods using X-identification and X-filling are effective to reduce power dissipation at the capture cycle. Conventional low power dissipation oriented X-filling methods consecutively select FFs and assign values to reduce the number of transitions on FFs. In this paper, we propose a novel low power dissipation oriented X-filling method using SAT solvers thatconducts simultaneous X-filling for some FFs. We also proposed a selection order of FFs based on a correlation coefficient betweentransitions of FFs and power dissipation. Experimental results show that the proposed method was effective for ISCAS'89 and ITC'99 benchmark circuits compared with justification-probability-based fill.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124988475","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories 硬修复技术与ECC集成提高嵌入式存储器的成品率和可靠性
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-22 DOI: 10.1109/ATS.2015.16
Shyue-Kung Lu, Cheng-Ju Tsai, M. Hashizume
{"title":"Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories","authors":"Shyue-Kung Lu, Cheng-Ju Tsai, M. Hashizume","doi":"10.1109/ATS.2015.16","DOIUrl":"https://doi.org/10.1109/ATS.2015.16","url":null,"abstract":"Error correction code (ECC) and hard repair (built-in self-repair) techniques by using redundancies have been widely used for improving the yield and reliability of memories. The target faults of these two schemes are soft errors and permanent faults, respectively. In recent works, there are also some techniques integrating ECC and BISR to deal with soft errors and hard defects simultaneously. However, this will compromise reliability since some of the ECC protection capability is used for repairing hard defects. To cure this dilemma, we propose an ECC-enhanced BISR (EBISR) technique which uses ECC to repair single permanent faults first and spares for the remaining faults in the production/power-on test and repair stage. However, techniques are proposed to maintain the original reliability during the on-line test and repair stage. We also propose the corresponding hardware architecture of the EBISR scheme. A simulator is implemented to evaluate the hardware overhead, repair rate, and reliability. Experimental results show that the proposed EBISR scheme can improve yield and reliability significantly with negligible hardware overhead.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"183 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127430302","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Design-for-testability in reversible logic circuits based on bit-swapping 基于位交换的可逆逻辑电路的可测试性设计
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-01 DOI: 10.1109/ATS.2015.8125669
Joyati Mondal, D. K. Das, B. Bhattacharya
{"title":"Design-for-testability in reversible logic circuits based on bit-swapping","authors":"Joyati Mondal, D. K. Das, B. Bhattacharya","doi":"10.1109/ATS.2015.8125669","DOIUrl":"https://doi.org/10.1109/ATS.2015.8125669","url":null,"abstract":"The emerging technology of reversible circuits offers a potential solution to the synthesis of ultra low-power quantum computing systems. A reversible circuit can be envisaged as a cascade of reversible gates only, such as Toffoli gate, which has two components: k control bits and a target bit (k-CNOT), k ⩾ 1. While analyzing testability issues in a reversible circuit, the missing-gate fault model is often used for modeling physical defects in quantum k-CNOT gates. In this paper, we propose a new design-for-testability (DFT) technique for quantum reversible circuits that deploys bit-swapping using Fredkin gates. It is shown that in an (n x n) circuit implemented with k-CNOT gates, addition of only two extra inputs along with a few Fredkin gates yields easy testability in the circuit. The modified design admits a universal test set of size (n + k + 2) that detects all detectable missing gate faults in the original circuit, where k is the maximum number of controls used among all k-CNOT gates. The DFT overhead in terms of quantum cost is also much less compared to previous approaches.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133551848","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
On the testability of IEEE 1687 networks IEEE 1687网络的可测试性
2015 IEEE 24th Asian Test Symposium (ATS) Pub Date : 2015-11-01 DOI: 10.1109/ATS.2015.7447934
R. Cantoro, Mehrdad Montazeri, M. Reorda, Farrokh Ghani Zadegan, E. Larsson
{"title":"On the testability of IEEE 1687 networks","authors":"R. Cantoro, Mehrdad Montazeri, M. Reorda, Farrokh Ghani Zadegan, E. Larsson","doi":"10.1109/ATS.2015.7447934","DOIUrl":"https://doi.org/10.1109/ATS.2015.7447934","url":null,"abstract":"Due to the increasing usage of embedded instruments in many electronic devices, new solutions to effectively access these instruments appeared, including the new IEEE 1687 standard. The approach supported by IEEE 1687 allows a flexible access to embedded instruments through the Boundary Scan interface. The IEEE 1687 network includes a set of reconfigurable scan chains. This paper addresses the issue of testing the circuitry implementing them, checking whether any permanent hardware fault exists, affecting either the registers associated to the instruments made accessible by the network, or the configuration structures it embeds (e.g., the multiplexers and the associated flip-flops). The paper proposes an approach, in which the IEEE 1687 network undergoes a sequence of test sessions, each composed of a configuration phase and a test phase. By properly selecting the network configurations to be used, we can guarantee that the method can test any permanent fault possibly affecting the network. We also provide some experimental results gathered on a set of benchmark networks, allowing to practically evaluate the viability of the approach.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122978459","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 28
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信