2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM)最新文献_第9页

A 1-V 90.3-dB DR 100-kHz BW 4th-Order Single Bit Sigma-Delta Modulator in 40-nm CMOS Technology 基于40nm CMOS技术的1-V 90.3 db DR 100-kHz BW四阶单比特Sigma-Delta调制器

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2018-11-01 DOI: 10.1109/ICAM.2018.8596548

Xiao Chen, Zhigong Wang, Fei Li

引用次数: 0

Parallel Integrated State Variable Filter Circuit Design 并联集成状态可变滤波电路设计

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2018-11-01 DOI: 10.1109/ICAM.2018.8596415

J. Ren, Fuqiang Wang, Rui Min, Xiao-ning Xin

引用次数: 4

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems 2018 IEEE第三届集成电路与微系统国际会议

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2018-11-01 DOI: 10.1109/icam.2018.8596635

引用次数: 0

OMAPL138 Based Image Acquisition and Display System Development 基于OMAPL138的图像采集与显示系统开发

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2018-11-01 DOI: 10.1109/ICAM.2018.8596541

Yangqing Sun, Y. Hua

引用次数: 0

Influence of Cable Terminal Floating Potential Defect on Electric Field 电缆终端浮电位缺陷对电场的影响

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2018-11-01 DOI: 10.1109/ICAM.2018.8596569

Yong Yang, Lin Zhao, Junping Cao, Hang Jiang, Shaohua Wang, Luyao Zhou

引用次数: 0

All-Digital Delta-Sigma TDC with Differential Multipath Pre-Skewed Gated Delay Line Time Integrator 带差分多径预斜门控延迟时间积分器的全数字Delta-Sigma TDC

2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2018-11-01 DOI: 10.1109/ICAM.2018.8596506

F. Yuan, Parth Parekh

{"title":"All-Digital Delta-Sigma TDC with Differential Multipath Pre-Skewed Gated Delay Line Time Integrator","authors":"F. Yuan, Parth Parekh","doi":"10.1109/ICAM.2018.8596506","DOIUrl":"https://doi.org/10.1109/ICAM.2018.8596506","url":null,"abstract":"This paper presents an all-digital 1st-order 1-bit delta-sigma time-to-digital converter ($Delta Sigma$ TDC) with a differential multipath pre-skewed bi-directional gated delay line (BDGDL) time integrator. Differential time integration is obtained by performing simultaneous left-shift and right-shift operations of the BDGDL. Pre-skewing is used to lower the per-stage delay and skew error of BDGDL. The time integrator features low power consumption accredited to the use of only one BDGDL to perform differential time integration, rapid time integration, full compatibility with technology, and built-in digitization. The TDC was designed in an IBM 130 nm 1.2 V CMOS technology and analyzed using Spectre from Cadence Design Systems with BSIM4 device models. A sinusoidal time input of 333 ps amplitude and 244 kHz frequency is digitized by the TDC. Simulation results show the TDC provides 39.7 dB SNDR, 6.5 ENOB, and 3.7 ps time resolution over frequency range from flicker noise corner frequency 32 kHz to 3rd harmonic frequency 732 kHz while consuming $407 mu mathrm{W}$. The FOM of the TDC is 3.2 Pj/step, outperforming that of reported TDCs alike.","PeriodicalId":220324,"journal":{"name":"2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121766967","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2