2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)最新文献

筛选
英文 中文
Mixed signal ASIC controller for satellite medium power DC/DC converters 用于卫星中功率DC/DC转换器的混合信号ASIC控制器
K. Skup, P. Orleanski, W. Nowosielski, M. Jankowski, G. Jablonski, L. Starzak, M. Szermer, A. Napieralski, R. Darakchiev, M. Mroczkowski
{"title":"Mixed signal ASIC controller for satellite medium power DC/DC converters","authors":"K. Skup, P. Orleanski, W. Nowosielski, M. Jankowski, G. Jablonski, L. Starzak, M. Szermer, A. Napieralski, R. Darakchiev, M. Mroczkowski","doi":"10.1109/MIXDES.2015.7208543","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208543","url":null,"abstract":"The objective of this paper it to present a work concerning a proposed design and development of an analog Pulse Width Modulation (PWM) Application Specific Integrated Circuit (ASIC) with built-in analogue control loop and PWM for DC/DC power converters used in space applications. The described circuit can be used in avionics, aerospace devices and vehicles. The paper presents the general requirements that are needed for such component and shows its advantages over traditional. Finally, the paper discusses the way of the ASIC implementation, elaborated ASIC architecture and introductory works on its components. Means and ways of reaching space grade level are also presented.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124020685","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Methodology of automation process of wafer tests 晶圆测试自动化过程的方法学
A. Krzyzanowska, P. Maj, P. Grybos, R. Szczygiel, A. Koziol
{"title":"Methodology of automation process of wafer tests","authors":"A. Krzyzanowska, P. Maj, P. Grybos, R. Szczygiel, A. Koziol","doi":"10.1109/MIXDES.2015.7208579","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208579","url":null,"abstract":"The paper presents a highly efficient system for automated wafer testing implemented on a single software platform. Building fully functional device requires often expensive and time consuming, manufacturing steps. Thus, the ASICs on the wafer ought to be tested in advance to ensure that only the chips with no manufacturing defects will be used in the further process. The presented testing system was used for the tests of the readout chip for hybrid pixel detectors working in a single photon counting mode. The aim of the system is to detect both digital and analog blocks' issues that might cause incorrect chip functioning. The system setup, software implementation, the methodology and the choice of the tests performed are described.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121321233","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Compact DC model of a JVeSFET transistor with reduced number of empirical parameters 减少经验参数数目的JVeSFET晶体管的紧凑直流模型
M. Staniewski, A. Pfitzner
{"title":"Compact DC model of a JVeSFET transistor with reduced number of empirical parameters","authors":"M. Staniewski, A. Pfitzner","doi":"10.1109/MIXDES.2015.7208565","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208565","url":null,"abstract":"VeSTIC (Vertical-Slit Transistor based Integrated Circuit) architecture enables easy integration of all types of transistors on the same chip. One of the elements available in this technology is Junction Vertical-Slit Field-Effect Transistor (JVeSFET). Simulation based feasibility studies indicate that the device exhibit attractive electrical properties like DC characteristics of relatively low subthreshold slope and may be considered as a good candidate for applications requiring low-noise and radiation-tolerant performance. A compact model of JVeSFET suitable for circuit simulators has been developed in this paper1. It includes a reduced number of empirical fitting parameters and is accurate and universal enough to provide for changes of the basic material parameter of the device.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124507804","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An advanced software model for optimization of self-organizing neural networks oriented on implementation in hardware 一种面向硬件实现的自组织神经网络优化软件模型
M. Kolasa, R. Dlugosz
{"title":"An advanced software model for optimization of self-organizing neural networks oriented on implementation in hardware","authors":"M. Kolasa, R. Dlugosz","doi":"10.1109/MIXDES.2015.7208524","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208524","url":null,"abstract":"In this paper we present an advanced software tool designed for a multi-criteria optimization of self-organizing neural networks (SOMs) for their effective implementation in hardware. Problems that we have to deal with in this type of implementations are radically different from those that occur in only pure software realizations. Therefore, although there are many available systems to simulate NNs, they are not useful for our purposes. The proposed system allows to investigate the influence of various physical constraints on the learning process of the NN. It enables a modification of more than sixty parameters, so almost any learning scenario, as well as almost each configuration of the NN can be tested. It is possible to run multiple tests in accordance with a created lists of tasks, in which particular parameters are changed in loops with a certain range and with a given step. This allows to carry out in a relatively short time thousands of simulations for different combinations of particular parameters. Finally, it allows to select the most efficient combinations of the parameters looking from the point of view of the effective transistor level implementation.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132048382","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
The monitoring network for novel building envelopes 新型建筑围护结构监测网络
D. Obrebski, M. Zbiec
{"title":"The monitoring network for novel building envelopes","authors":"D. Obrebski, M. Zbiec","doi":"10.1109/MIXDES.2015.7208601","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208601","url":null,"abstract":"This paper describes development and testing of the measurement system designed for a purpose of monitoring the heat flow, as well as humidity penetration in structures based on innovative building materials. At the beginning, the novel building materials and techniques, including nanotechnology-based ones are briefly presented, then vision of the structure monitoring system is described. Next, details of its implementation, including the interface to Building Management System are addressed.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130044478","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Probabilistic reasoning in practical system analysis 实际系统分析中的概率推理
Lukasz Wojdowski
{"title":"Probabilistic reasoning in practical system analysis","authors":"Lukasz Wojdowski","doi":"10.1109/MIXDES.2015.7208580","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208580","url":null,"abstract":"This article presents an application of the Bayesian networks (BN) to reliability analysis. First part of the article describes BN used to construct simple nodes, second shows the methodology used in constructing models of complex systems. A combination of path analysis with the Bayesian networks to enhance the construction of the latter is also presented. There are three examples of complex systems analysed with the results compared to the outcomes obtained using the minimal cuts method.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129377256","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Charge sensitive amplifier for nanoseconds pulse processing time in CMOS 40 nm technology 在CMOS 40纳米技术中用于纳秒脉冲处理时间的电荷敏感放大器
R. Kleczek, P. Grybos, R. Szczygiel
{"title":"Charge sensitive amplifier for nanoseconds pulse processing time in CMOS 40 nm technology","authors":"R. Kleczek, P. Grybos, R. Szczygiel","doi":"10.1109/MIXDES.2015.7208529","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208529","url":null,"abstract":"The level of requirements for a readout front-end electronics dedicated for X-ray imaging applications, such as: high count rate ability of input pulses, low noise, low power dissipation and low silicon area occupation noise, is still increasing. The question: what one can do to minimize silicon area and keep front-end electronics analog parameters at a desirable level at the same time, is still important especially in pixel based architecture imaging applications. We report on the design of a readout front-end electronics analog part in CMOS 40 nm technology dedicated for pixel semiconductor detectors. It consists only a charge sensitive amplifier operating in transimpedance mode, which feedback circuit is based on a Krummenacher architecture. It has power dissipation below tens of μW, noise performance ENC around 100 e- rms and pulse peaking time tp around few ns.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131302786","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
NIR finger vascular system imaging in angiology applications 近红外手指血管系统成像在血管学中的应用
M. Walus, K. Bernacki, J. Konopacki, M. Nycz
{"title":"NIR finger vascular system imaging in angiology applications","authors":"M. Walus, K. Bernacki, J. Konopacki, M. Nycz","doi":"10.1109/MIXDES.2015.7208483","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208483","url":null,"abstract":"Nowadays, in the age of technological development in various areas of life there is a growing interest in non-invasive techniques useful in medical examination. Angiology also called vascular medicine is a medical specialty with interest of diseases and disabilities of the human circulatory system. This domain uses different types of imaging. The acquired images are used for research, diagnostic, therapeutic or educational purposes. Different wavelengths and frequencies are used in the design of medical apparatus. In this paper the usability of near infrared light imaging is discussed and case studies of medical examinations are presented. There is a new approach with range area of applications in angiology.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114851697","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Feature vectors of the cruciate ligaments of the knee joint 膝关节十字韧带的特征向量
P. Zarychta
{"title":"Feature vectors of the cruciate ligaments of the knee joint","authors":"P. Zarychta","doi":"10.1109/MIXDES.2015.7208487","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208487","url":null,"abstract":"The most important and primary aims of this article are two elements. The first one is a presentation of the feature vectors of the anterior and posterior cruciate ligaments of the knee joint and the second element is a discussion on the choice of the most effective features. In order to build the feature vectors, the extraction of the cruciate ligaments structures from the MRI images of the knee joint was necessary. This operation has been made on the basis of the following fuzzy methods: fuzzy C-means algorithm with median modification (in order to find a region of interest including cruciate ligaments), and fuzzy connectedness (in order to extract the cruciate ligaments). The presented methodology has been tested on 74 clinical T1-weighted MRI slices of the knee joint. On the basis of the described methodology a software application has been built. This software application is dedicated for the anterior and posterior cruciate ligaments diagnostics and it seems to be a very helpful for the orthopedists.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"101 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128286064","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Development of low-power high speed (10Gb/s) drivers in CMOS 130 nm technology 基于CMOS 130纳米技术的低功耗高速(10Gb/s)驱动器的开发
M. Kuczynska, S. Bugiel, M. Firlej, T. Fiutowski, M. Idzik, J. Moroń, K. Swientek
{"title":"Development of low-power high speed (10Gb/s) drivers in CMOS 130 nm technology","authors":"M. Kuczynska, S. Bugiel, M. Firlej, T. Fiutowski, M. Idzik, J. Moroń, K. Swientek","doi":"10.1109/MIXDES.2015.7208535","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208535","url":null,"abstract":"The aim of this work is to develop a dedicated low power transmitter interface for high-speed data transmission in CMOS 130 nm technology. Such interface is necessary in complex ASICs working at high frequencies and processing large amounts of data, in particular it is needed in advanced detector readout systems of particle physics experiments. New multichannel readout ASICs, capable to transmit data at high frequencies (>5Gb/s), with low jitter, and consuming very low power, are recently being intensively developed. A Current Mode Logic (CML) and Source-Series Terminated (SST) interfaces are natural candidates to drive the data out of the chip. A broadband extension techniques using inductors may be applied to extend the bandwidth of these drivers. Unfortunataly, inductors occupy very large area what limits their applications in ASICs. In this work the CML driver using inductive peaking and two SST drivers (with, without series peaking) were developed to achieve transmission speeds between 5-10 Gb/s, together with very low (<;2 ps) jittter. We present and compare the schematic and post-layout simulations of the developed drivers together with all relevant parameters (speed, jitter, eye diagram). Prototype designs in CMOS 130 nm were already submitted and are now in fabrication.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127480547","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信