{"title":"Design challenges of PLL, I/O, and mixed signal circuits in advanced CMOS/SOI technologies","authors":"H. Sánchez","doi":"10.1109/DCAS.2004.1360442","DOIUrl":"https://doi.org/10.1109/DCAS.2004.1360442","url":null,"abstract":"This article presents the technology landscape and the directions of the industry in the design of phase locked loops, input-output and mixed signal circuits in CMOS/SOI technology. It discusses the issues considered in the design of the circuits such as market pressures, productivity and the technology characteristics.","PeriodicalId":185376,"journal":{"name":"Proceedings of the 2004 IEEE Dallas/CAS Workshop Implementation of High Performance Circuits","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123052235","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}