Design challenges of PLL, I/O, and mixed signal circuits in advanced CMOS/SOI technologies

Abstract

This article presents the technology landscape and the directions of the industry in the design of phase locked loops, input-output and mixed signal circuits in CMOS/SOI technology. It discusses the issues considered in the design of the circuits such as market pressures, productivity and the technology characteristics.