2010 International Conference on Field Programmable Logic and Applications最新文献_第4页

Degradation Analysis and Mitigation in FPGAs fpga的退化分析与缓解

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.88

Edward A. Stott, Justin S. J. Wong, P. Cheung

引用次数: 56

Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA 基于FPGA的耐辐射嵌入式系统快速原型设计

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.71

Felipe Restrepo-Calle, A. Martínez-Álvarez, F. R. Palomo, H. Guzmán-Miranda, M. Aguirre, S. Cuenca-Asensi

引用次数: 7

Using Hard Macros to Reduce FPGA Compilation Time 使用硬宏减少FPGA编译时间

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.90

C. Lavin, M. Padilla, Subhrashankha Ghosh, B. Nelson, B. Hutchings, M. Wirthlin

引用次数: 27

Accurate Time-to-Digital Converter Based on Xilinx's Digital Clock Managers 基于赛灵思数字时钟管理器的精确时间-数字转换器

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.100

Ángel Quirós-Olozábal, M. Chacón, J. Guerrero-Rodríguez

引用次数: 3

Flexible and Modular Support for Timing Functions in High Performance Networking Acceleration 对高性能网络加速中定时功能的灵活和模块化支持

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.102

Christopher E. Neely, G. Brebner, Weijia Shang

引用次数: 7

Exploiting Dynamic Reconfiguration for FPGA Based Network Intrusion Detection Systems 基于FPGA的网络入侵检测系统动态重构研究

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.13

S. Pontarelli, C. Greco, Enrico Nobile, S. Teofili, G. Bianchi

{"title":"Exploiting Dynamic Reconfiguration for FPGA Based Network Intrusion Detection Systems","authors":"S. Pontarelli, C. Greco, Enrico Nobile, S. Teofili, G. Bianchi","doi":"10.1109/FPL.2010.13","DOIUrl":"https://doi.org/10.1109/FPL.2010.13","url":null,"abstract":"A Network Intrusion Detection System (NIDS) inspects the traffic flowing in a network to detect malicious content such as spam, viruses, and so on. Hardware based solutions appear necessary to face the performance requirements emerging when the goal is to deploy such systems in high speed network scenarios. However, the appropriate choice of the hardware platform is believed to be subject to at least two requirements, usually considered independent each other: i) it needs to be reprogrammable, in order to update the intrusion detection rules each time a new threat arises, and ii) it must be capable of containing the typically very large set of rules of existing NIDSs. The goal of this paper is to show that reprogrammability can be further exploited to reduce the resource requirements for the chosen platform. Specifically, we propose an FPGA-based solution that classifies and dispatches traffic to elastic buffers, connecting one buffer at a time to a dynamically reconfigurable rule matching core. This core supports only the appropriate subset of detection rules. A worst-case analysis shows that the saving in hardware resources is achieved with a relatively small buffer space, currently available in cheap, low end, FPGA boards, with no impairment on the resulting throughput.","PeriodicalId":171235,"journal":{"name":"2010 International Conference on Field Programmable Logic and Applications","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-08-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122459657","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 14

A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs 一种基于总线的SoC架构，可在可重构fpga上灵活放置模块

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.54

Andreas Oetken, S. Wildermann, J. Teich, Dirk Koch

引用次数: 50

Implementing Rainbow Tables in High-End FPGAs for Super-Fast Password Cracking 在高端fpga中实现彩虹表，实现超快速密码破解

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.120

Kostas Theocharoulis, I. Papaefstathiou, C. Manifavas

引用次数: 31

Erlang Inspired Hardware 受Erlang启发的硬件

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.56

Paulo A. Ferreira, J. Ferreira, J. Alves

引用次数: 3

Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique 利用时钟门控技术降低嵌入式DSP平台的功耗

2010 International Conference on Field Programmable Logic and Applications Pub Date : 2010-08-31 DOI: 10.1109/FPL.2010.73

A. Hermanek, M. Kunes, M. Tichý

引用次数: 7