2006 6th International Workshop on System on Chip for Real Time Applications最新文献

Embedding and Verification of PSL using ASM 基于ASM的PSL嵌入与验证

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348221

A. Gawanmeh, S. Tahar, A. Habibi

引用次数: 3

On the Selection of Spectral Zeros for Generating Passive Reduced Order Models 无源降阶模型中谱零的选择

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348228

Y. Massoud, M. Alam, A. Nieuwoudt

引用次数: 50

A PIC-Based Microcontroller Design Laboratory 基于pic的微控制器设计实验室

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348266

M. Hamad, A. Kassem, R. Jabr, C. Bechara, M. Khattar

引用次数: 6

Accelerating channel codes simulations with a mixed hardware-software system architecture 用混合硬件软件系统架构加速信道码仿真

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348264

F. Besuzzi, A. Dassatti, G. Masera

引用次数: 0

An Efficent Variable Block Size Selection Scheme for the H.264 Motion Estimation H.264运动估计中一种有效的可变块大小选择方案

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348254

I. Amer, A. Chirila-Rus, Wael Badawy, G. Jullien

引用次数: 2

A Novel Scheduling methodology for ASIC Design 一种新的专用集成电路设计调度方法

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348222

Chi-Ho Lin, Jin-Chun Kim

引用次数: 4

Implementation of High Performance CAVLC for H.264/AVC Video Codec H.264/AVC视频编解码器的高性能CAVLC实现

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348257

DaeOk Kim, E. Jung, Hyunho Park, Hosoon Shin, D. Har

引用次数: 11

Efficient Modulo (2k±1) Binary to Residue Converters 高效模(2k±1)二进制到残数转换器

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348235

S. Veeramachaneni, L. Avinash, R. M, M. Srinivas

引用次数: 9

A Method to Evaluate Power Domain Problems in SoC SoC中功率域问题的评估方法

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348274

J. Cetin, A. Balasinski

{"title":"A Method to Evaluate Power Domain Problems in SoC","authors":"J. Cetin, A. Balasinski","doi":"10.1109/IWSOC.2006.348274","DOIUrl":"https://doi.org/10.1109/IWSOC.2006.348274","url":null,"abstract":"Noise of the power supply voltage can disturb SoC operation by modulating signal frequency of its individual blocks related to their drive current. This disturbance typically results from the complex functions of the SoC combined with their low pin count and current routing not supporting the power demand in the different sections of the die. The pin count, minimized to help take advantage of die area reduction due to technology shrinks calls for fewer power domains resulting in an increase of the current per domain. This, combined with the larger resistance and inductance of the wiring to the target location on the die, due to the increased functionality, gives rise to the DC (IR) and transient (L di/dt) voltage droop, the severity of which increases with every product generation. At the same time, the \"hot spots\" of power distribution are difficult to identify due to the distributed nature of the power supply current and voltage. In this work, a novel approach to evaluate power domain problems in SoC was proposed, based on a multi-level analysis of the distribution of total die power to help determine what design tools should be engaged and at which complexity level. Starting from the initial criterion i.e., silicon verification, it was recommended that power domain analysis is not required for the domains proven on silicon. It was then shown that the analysis at a rudimentary level is sufficient if adequate static and dynamic power safety margins can be proven. In such analysis, one may need to perform a relatively simple block level assessment to ensure product functionality in a standard package, depending on the line inductance and operating frequency. For the high die current levels, one would be required to use advanced design tools to resolve problems within every current node and voltage loop, and the preliminary analysis can help define the critical domains. How the noise of the power supply system should be considered throughout the design review process was shown","PeriodicalId":134742,"journal":{"name":"2006 6th International Workshop on System on Chip for Real Time Applications","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130712744","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Encoding with Repeater Insertion for Minimizing Delay in VLSI Interconnects 基于中继器插入的VLSI互连最小延迟编码

2006 6th International Workshop on System on Chip for Real Time Applications Pub Date : 2006-12-01 DOI: 10.1109/IWSOC.2006.348237

C. Raghunandan, K. S. Sainarayanan, M. Srinivas

引用次数: 4