Implementation of High Performance CAVLC for H.264/AVC Video Codec

DaeOk Kim, E. Jung, Hyunho Park, Hosoon Shin, D. Har
{"title":"Implementation of High Performance CAVLC for H.264/AVC Video Codec","authors":"DaeOk Kim, E. Jung, Hyunho Park, Hosoon Shin, D. Har","doi":"10.1109/IWSOC.2006.348257","DOIUrl":null,"url":null,"abstract":"Context-based adaptive variable length coding (CAVLC) is entropy coding for H.264/AVC video codec. Since the CAVLC is highly context-adaptive and of a block-based context formation, high coding efficiency is achieved. However, its high complexity causes various difficulties in full-hardware implementation. This paper presents high performance hardware architecture of CAVLC. The proposed architecture is implemented in a FPGA device, and verified by RTL simulations. The implementation results show that the proposed architecture encodes a 4times4 block per 16 clock cycles, and achieves a real-time processing for 1920times1088 frame size with 30-fps video at 100MHz clock speed","PeriodicalId":134742,"journal":{"name":"2006 6th International Workshop on System on Chip for Real Time Applications","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 6th International Workshop on System on Chip for Real Time Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2006.348257","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

Context-based adaptive variable length coding (CAVLC) is entropy coding for H.264/AVC video codec. Since the CAVLC is highly context-adaptive and of a block-based context formation, high coding efficiency is achieved. However, its high complexity causes various difficulties in full-hardware implementation. This paper presents high performance hardware architecture of CAVLC. The proposed architecture is implemented in a FPGA device, and verified by RTL simulations. The implementation results show that the proposed architecture encodes a 4times4 block per 16 clock cycles, and achieves a real-time processing for 1920times1088 frame size with 30-fps video at 100MHz clock speed
H.264/AVC视频编解码器的高性能CAVLC实现
基于上下文的自适应变长编码(CAVLC)是H.264/AVC视频编解码器的熵编码。由于CAVLC具有高度的上下文适应性和基于块的上下文形成,因此实现了较高的编码效率。然而,它的高复杂性给全硬件实现带来了各种困难。本文介绍了CAVLC的高性能硬件结构。该架构在FPGA器件上实现,并通过RTL仿真验证。实现结果表明,该架构每16个时钟周期编码4times4块,在100MHz时钟速度下实现了30fps视频1920times1088帧的实时处理
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信