IEEE Transactions on Circuits and Systems II: Express Briefs最新文献_第10页

Parametric Interpolation Model Order Reduction on Grassmann Manifolds by Parallelization 通过并行化减少格拉斯曼曼图谱上的参数插值模型阶次

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-13 DOI: 10.1109/TCSII.2024.3460171

Kang-Li Xu;Zhen Li;Peter Benner

引用次数: 0

In-MRAM Computing Based on Complementary-Sensing Time-Based Readout Circuit Using Hybrid VGSOT-MTJ/GAA-CNTFET 使用混合 VGSOT-MTJ/GAA-CNTFET 的基于互补感应时间读出电路的 In-MRAM 计算技术

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-13 DOI: 10.1109/TCSII.2024.3460169

Zhongzhen Tong;Sifan Sun;Kaili Zhang;Chenghang Li;Daming Zhou;Zhaohao Wang;Xiaoyang Lin;Weisheng Zhao

{"title":"In-MRAM Computing Based on Complementary-Sensing Time-Based Readout Circuit Using Hybrid VGSOT-MTJ/GAA-CNTFET","authors":"Zhongzhen Tong;Sifan Sun;Kaili Zhang;Chenghang Li;Daming Zhou;Zhaohao Wang;Xiaoyang Lin;Weisheng Zhao","doi":"10.1109/TCSII.2024.3460169","DOIUrl":"10.1109/TCSII.2024.3460169","url":null,"abstract":"Gate-all-around carbon nanotube field-effect-transistors (GAA-CNTFETs) and voltage-gated spin-orbit torque magnetic tunnel junctions (VGSOT-MTJs) are expected to realize significant savings in energy consumption and computing delay compared to the existing silicon-based FinFETs. This brief proposes an in-MRAM computing macro based on a newly developed complementary-sensing time-based readout circuit (CSTRC) to accelerate binary neural networks (BNNs). An 8 kb MRAM was simulated using both GAA-CNTFET/VGSOT-MTJ and 14 nm FinFET/VGSOT-MTJ technologies to validate the effectiveness of the proposed design. The proposed CSTRC can achieve read operations and binary multiply-and-accumulate (BMAC) without additional peripheral circuits and achieve a notable decrease in the read bit error rate and column-level conditional row error rate by 1–5 and 1–13 orders of magnitude, respectively, compared to those reported previously. Moreover, under the GAA-CNTFET/VGSOT-MTJ process, the read energy consumption and delay were reduced by 59.1–78.9% and 23.9–29.7%, respectively; the BMAC energy efficiency and throughput were 10231 1-b TOPS/W and 1.8 TOPS, respectively increased by 2.9 and 1.27 times at 0.8 V supply voltage when comparing to its 14-nm FinFET /VGSOT-MTJ counterparts.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"72 1","pages":"173-177"},"PeriodicalIF":4.0,"publicationDate":"2024-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142267840","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A Low Quiescent Current Fast Transient LDO Regulator With Segmented Pass Transistors 采用分段式通过晶体管的低静态电流快速瞬态 LDO 稳压器

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-12 DOI: 10.1109/TCSII.2024.3458975

Yani Li;Zonghui Li;Libo Qian;Xiudeng Wang;Zhangming Zhu

{"title":"A Low Quiescent Current Fast Transient LDO Regulator With Segmented Pass Transistors","authors":"Yani Li;Zonghui Li;Libo Qian;Xiudeng Wang;Zhangming Zhu","doi":"10.1109/TCSII.2024.3458975","DOIUrl":"10.1109/TCSII.2024.3458975","url":null,"abstract":"This brief proposes a low quiescent current fast transient low-dropout regulator (LDO). The pass field-effect transistor (FET) in the LDO is segmented into three sections to cope with different loads. Under no-load mode, the smallest-sized pass transistor is directly driven by the error amplifier (EA) for low quiescent current. At light- and heavy- load modes, the medium and largest sized pass FETs are respectively switched on by different strength buffers for fast transient response. The proposed LDO is implemented in a \u0000<inline-formula> <tex-math>$0.18~mu $ </tex-math></inline-formula>\u0000m BCD process with an active area of 0.0875 mm2. The LDO consumes a quiescent current of 25 nA at no-load condition, with an input voltage range of 1.5 V-5.5 V and an output voltage range of 1.2 V-5 V. The measured transient output voltage is 28 mV when load current is switched from 0 mA to 200 mA in 100 ns with \u0000<inline-formula> <tex-math>$1~mu $ </tex-math></inline-formula>\u0000 F load capacitance. The recovery time is about \u0000<inline-formula> <tex-math>$1~mu $ </tex-math></inline-formula>\u0000s. Compared to reported counterparts, the proposed LDO shows an excellent figure-of-merit (FOM).","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"72 1","pages":"13-17"},"PeriodicalIF":4.0,"publicationDate":"2024-09-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142193361","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Closed-Form Expressions for the Input Impedance of Some 2-D Fractal Circuit Networks 某些二维分形电路网络输入阻抗的封闭式表达式

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-12 DOI: 10.1109/TCSII.2024.3459091

Ahmed S. Elwakil;Anis Allagui;Mohamed B. Elamien;Costas Psychalinos;Brent Maundy

引用次数: 0

LTE: Lightweight and Timing-Efficient Unequal-Sized Polynomial Multiplication Accelerators LTE：轻量级、定时高效的不等规模多项式乘法加速器

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-11 DOI: 10.1109/TCSII.2024.3458871

Yazheng Tu;Tianyou Bao;Pengzhou He;Leonel Sousa;Jiafeng Xie

{"title":"LTE: Lightweight and Timing-Efficient Unequal-Sized Polynomial Multiplication Accelerators","authors":"Yazheng Tu;Tianyou Bao;Pengzhou He;Leonel Sousa;Jiafeng Xie","doi":"10.1109/TCSII.2024.3458871","DOIUrl":"10.1109/TCSII.2024.3458871","url":null,"abstract":"Integer polynomial multiplication has been frequently used in post-quantum cryptography and fully homomorphic encryption systems. Particularly, there exists a special polynomial multiplication, where the polynomial degree can be a power of two and the coefficients of the two input polynomials are unequal-sized (difficult to deploy fast algorithm for implementation efficiency). Following this direction, in this brief, we propose a novel hardware-implemented Lightweight and Timing-Efficient (LTE) integer polynomial multiplication design framework. We proposed two new algorithms for efficient implementation of the targeted polynomial multiplication. Accordingly, we presented two hardware accelerators with the help of several new hardware design techniques. The final implementation showcases the proposed accelerators’ superior performance, e.g., the proposed Accelerator-I \u0000<inline-formula> <tex-math>$(v=512)$ </tex-math></inline-formula>\u0000 has 44.7% less equivalent area-delay product (EADP) than the state-of-the-art design for \u0000<inline-formula> <tex-math>$n=4,096$ </tex-math></inline-formula>\u0000, while the proposed Accelerator-II has at least 38.7% less ADP than the competing designs for \u0000<inline-formula> <tex-math>$n=1,024$ </tex-math></inline-formula>\u0000. The proposed strategy is highly efficient and can be extended for other usage.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"72 1","pages":"253-257"},"PeriodicalIF":4.0,"publicationDate":"2024-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142193386","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

An Efficient and Parallelism-Scalable Large Integer Multiplier Architecture Using Least-Positive Form and Winograd Fast Algorithm 使用最小正形式和 Winograd 快速算法的高效并行可缩放大型整数乘法器架构

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-10 DOI: 10.1109/TCSII.2024.3457494

Jianfei Wang;Jia Hou;Fahong Zhang;Yishuo Meng;Yang Su;Chen Yang

引用次数: 0

A Ripple-Based Real-Time Built-in-Resistance Compensation for Switching Battery Charger Achieving Fast Charging 基于纹波的实时内置电阻补偿，用于实现快速充电的开关电池充电器

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-09 DOI: 10.1109/TCSII.2024.3456470

Geuntae Park;Seongil Yeo;Chanjung Park;Kunhee Cho

引用次数: 0

IEEE Transactions on Circuits and Systems--II: Express Briefs Publication Information 电气和电子工程师学会电路与系统论文集--II：特快摘要》出版信息

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-05 DOI: 10.1109/TCSII.2024.3442051

引用次数: 0

TechRxiv: Share Your Preprint Research with the World! TechRxiv：与世界分享您的预印本研究成果！

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-05 DOI: 10.1109/TCSII.2024.3454929

引用次数: 0

IEEE Circuits and Systems Society Information 电气和电子工程师学会电路与系统协会信息

IF 4 2区工程技术

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-09-05 DOI: 10.1109/TCSII.2024.3442053

引用次数: 0