OnSort: An O(n) Comparison-Free Sorter for Large-Scale Dataset With Parallel Prefetching and Sparse-Aware Mechanism

IF 4.9 2区工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2025-03-16 DOI:10.1109/TCSII.2025.3570797

Muxuan Gao;Juntao Jiang;Shuangming Lei;Huifeng Wu;Jun Chen;Yong Liu

{"title":"OnSort: An O(n) Comparison-Free Sorter for Large-Scale Dataset With Parallel Prefetching and Sparse-Aware Mechanism","authors":"Muxuan Gao;Juntao Jiang;Shuangming Lei;Huifeng Wu;Jun Chen;Yong Liu","doi":"10.1109/TCSII.2025.3570797","DOIUrl":null,"url":null,"abstract":"This brief proposes OnSort, a parallel comparison-free sorting architecture with <inline-formula> <tex-math>$\\mathcal {O}(n)$ </tex-math></inline-formula> time complexity, utilizing the SRAM structure to support large-scale datasets efficiently. The performance of existing comparison-free sorters is limited by uneven value distribution and variable element numbers. To address these issues, we introduce a parallel prefetching strategy to accelerate the indexing process and a sparse-aware mechanism to narrow the indexing search range. Furthermore, OnSort implements streaming execution through a pipelined design, thereby optimizing the previously overlooked latency of the counting phase. Experimental results show that, under the configuration of sorting 65,536 16-bit data elements, OnSort achieves a <inline-formula> <tex-math>$1.97\\times $ </tex-math></inline-formula> speedup and a <inline-formula> <tex-math>$22.6\\times $ </tex-math></inline-formula> throughput-to-area ratio compared to the existing design. The source code is available at <uri>https://github.com/gmx-hub/OnSort</uri>.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"72 7","pages":"933-937"},"PeriodicalIF":4.9000,"publicationDate":"2025-03-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11006127/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

This brief proposes OnSort, a parallel comparison-free sorting architecture with

$\mathcal {O}(n)$

time complexity, utilizing the SRAM structure to support large-scale datasets efficiently. The performance of existing comparison-free sorters is limited by uneven value distribution and variable element numbers. To address these issues, we introduce a parallel prefetching strategy to accelerate the indexing process and a sparse-aware mechanism to narrow the indexing search range. Furthermore, OnSort implements streaming execution through a pipelined design, thereby optimizing the previously overlooked latency of the counting phase. Experimental results show that, under the configuration of sorting 65,536 16-bit data elements, OnSort achieves a

$1.97\times $

speedup and a

$22.6\times $

throughput-to-area ratio compared to the existing design. The source code is available at https://github.com/gmx-hub/OnSort.

查看原文本刊更多论文

OnSort：基于并行预取和稀疏感知机制的大规模数据集O(n)无比较排序器

本文提出了一种并行的无比较排序架构OnSort，它具有$\mathcal {O}(n)$时间复杂度，利用SRAM结构有效地支持大规模数据集。现有的无比较排序器的性能受到值分布不均匀和元素数量变化的限制。为了解决这些问题，我们引入了并行预取策略来加速索引过程，并引入了稀疏感知机制来缩小索引搜索范围。此外，OnSort通过流水线设计实现了流执行，从而优化了之前忽略的计数阶段的延迟。实验结果表明，在排序65,536个16位数据元素的配置下，与现有设计相比，OnSort实现了1.97\times $的加速和22.6\times $的吞吐量面积比。源代码可从https://github.com/gmx-hub/OnSort获得。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程：电子与电气

CiteScore

7.90

自引率

20.50%

发文量

883

审稿时长

3.0 months

期刊介绍： TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.