2013 14th International Workshop on Microprocessor Test and Verification最新文献

Analyzing Efficacy of Constrained Test Program Generators - A Case Study 约束测试程序生成器的有效性分析——一个案例研究

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.30

Vinayak Kamath, Farhan Rahman, Li-C. Wang

引用次数: 0

Anti-counterfeit Techniques: From Design to Resign 防伪技术:从设计到辞职

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.28

Ujjwal Guin, Domenic Forte, M. Tehranipoor

引用次数: 74

Functional Validation of a New Network Switch Architecture Using Rapid Prototyping Techniques 基于快速原型技术的新型网络交换机结构的功能验证

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.15

B. Kahne, J. Holt

引用次数: 1

Verification Methodology of Heterogeneous DSP+ARM Multicore Processors for Multi-core System on Chip 面向片上多核系统的异构DSP+ARM多核处理器验证方法

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.32

David Brier, R. Venkatasubramanian, Sowmya Rangarajan, A. Arun, D. Thompson, Neelima Muralidharan

引用次数: 4

An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads 最小化同步和通信开销的多核功能门级仿真方法

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.20

T. B. Ahmad, M. Ciesielski

引用次数: 5

Dynamic Selection of Trace Signals for Post-Silicon Debug 后硅调试中跟踪信号的动态选择

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.13

K. Basu, P. Mishra, Priyadarsan Patra, Amir Nahir, Allon Adir

{"title":"Dynamic Selection of Trace Signals for Post-Silicon Debug","authors":"K. Basu, P. Mishra, Priyadarsan Patra, Amir Nahir, Allon Adir","doi":"10.1109/MTV.2013.13","DOIUrl":"https://doi.org/10.1109/MTV.2013.13","url":null,"abstract":"Post-silicon validation is one of the most expensive and complex tasks in today's System-on-Chip (SoC) design methodology. A major challenge in post-silicon debug is limited observability of the internal signals. Existing approaches address this issue by selecting a small set of useful signals. These signal states are stored in an on-chip trace buffer during execution. The applicability of existing methods is limited to a specific debug scenario where every component has equal importance all the time. In reality, a verification engineer would like to focus on a specific set of components (functional regions). Some regions can be ignored in a certain duration during execution due to clock gating and other considerations. Similarly, certain regions may be well verified datapath and less likely to have errors compared to other control-intensive regions. In this paper, we propose an efficient signal selection algorithm and a low-overhead trace controller design that would enable verification engineers to dynamically select a set of trace signals for improved error detection. Our experimental results using both ISCAS'89 benchmarks and Opencores circuits demonstrate that our approach can detect up to 3 times more errors compared to existing techniques.","PeriodicalId":129513,"journal":{"name":"2013 14th International Workshop on Microprocessor Test and Verification","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115264410","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 20

Ultra-Fast DMAC TLM Model for High Speed Virtual Platform Simulation 高速虚拟平台仿真的超快速DMAC TLM模型

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.14

M. Safar, M. El-Moursy, A. Salem

引用次数: 1

Modified Condition Decision Coverage: A Hardware Verification Perspective 修改条件决策覆盖:硬件验证的视角

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.16

Mohamed A. Salem, K. Eder

{"title":"Modified Condition Decision Coverage: A Hardware Verification Perspective","authors":"Mohamed A. Salem, K. Eder","doi":"10.1109/MTV.2013.16","DOIUrl":"https://doi.org/10.1109/MTV.2013.16","url":null,"abstract":"Verification is a critical phase of the development cycle. It confirms the compliance of a design implementation with its functional specification. Coverage measures the progress of the verification plan. Structural coverage determines the code exercised by the functional tests. Modified Condition Decision Coverage (MC/DC) is a structural coverage type. This paper compiles a comprehensive overview of established MC/DC conventions, and develops novel MC/DC insights through conduction of experimental study for MC/DC in hardware verification. It provides a generic MC/DC overview while explaining MC/DC types, and criteria of MC/DC validation in the software domain. It introduces the motivation for adoption of MC/DC as a potential structural coverage type for hardware verification. The paper presents the experimental evaluation conducted over a diverse base of logic combinations. The introduced experimental results inferred distinct MC/DC insights. These insights present novel MC/DC aspects that optimize the minimal MC/DC coverage requirements, defines MC/DC compositionality concepts, and provide RTL design guidelines for MC/DC fulfillment.","PeriodicalId":129513,"journal":{"name":"2013 14th International Workshop on Microprocessor Test and Verification","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125126193","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Practical Security Validation 实用安全验证

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.23

M. King

{"title":"Practical Security Validation","authors":"M. King","doi":"10.1109/MTV.2013.23","DOIUrl":"https://doi.org/10.1109/MTV.2013.23","url":null,"abstract":"Attackers are increasingly making use of unintended hardware or firmware behavior to build exploits. To minimize the likelihood of these attacks and to meet their security objectives, hardware products are adopting secure development processes, including performing security validation of components critical to enforcing these objectives. Despite the increasing visibility of hardware security issues, in some cases lack of expertise can create challenges. When that is true, validation might need to be performed by people without deep security expertise. In those cases, validators should focus on tests and methodologies that do not require substantial training to deploy in order to provide a basic level of security coverage. Many issues in access control and cryptographic logic can be caught by targeting a small number of common mistakes. Testing of non-standard configurations stresses assumptions made by critical protocols and components. And commonly used methods like constrained random testing can be adapted to mimic techniques used by attackers to find exploitable vulnerabilities. When combined these strategies can reduce the need for explicit, testable security requirements and enable nearly all validators to uncover a wide range of potential vulnerabilities.","PeriodicalId":129513,"journal":{"name":"2013 14th International Workshop on Microprocessor Test and Verification","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129041622","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Secure and Trusted SoC: Challenges and Emerging Solutions 安全可靠的SoC:挑战和新兴解决方案

2013 14th International Workshop on Microprocessor Test and Verification Pub Date : 2013-12-11 DOI: 10.1109/MTV.2013.24

A. Basak, Sanchita Mal-Sarkar, S. Bhunia

引用次数: 5