Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)最新文献

System level testability analysis using Petri nets 利用Petri网进行系统级可测试性分析

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889570

Tianjing Jiang, R. Klenke, J. Aylor, Gang Han

引用次数: 5

On statistical behavior of branch coverage in testing behavioral VHDL models 行为VHDL模型测试中分支覆盖的统计行为研究

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889565

A. Hajjar, Tom Chen, A. Andrews

引用次数: 10

Variable size analysis and validation of computation quality 变尺寸分析及计算质量验证

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889566

Hajime Yamashita, H. Yasuura, E. Fajar, Yun Cao

引用次数: 30

Refining abstract equivalence analysis for embedded system design 改进嵌入式系统设计的抽象等价分析

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889575

H. Hsieh, F. Balarin

引用次数: 0

Transformation of algorithmic simulation vector sets considering mapping problems of I/O operations 考虑I/O操作映射问题的算法仿真向量集变换

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889580

C. Hansen, W. Rosenstiel

引用次数: 0

Data flow based cache prediction using local simulation 基于本地模拟的数据流缓存预测

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889577

F. Wolf, R. Ernst

引用次数: 14

A novel methodology for hierarchical test generation using functional constraint composition 一种基于功能约束组合的分层测试生成方法

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889552

V. Vedula, J. Abraham

{"title":"A novel methodology for hierarchical test generation using functional constraint composition","authors":"V. Vedula, J. Abraham","doi":"10.1109/HLDVT.2000.889552","DOIUrl":"https://doi.org/10.1109/HLDVT.2000.889552","url":null,"abstract":"The increasing functionality of processor designs has posed a severe challenge for generating high quality manufacturing tests, which can be applied at native speeds. A previous approach was to target one module at a time and extract functional constraints on the module under test (MUT) in order to reduce the complexity for test generation. However, when this technique is applied to large designs, the embedded modules themselves become too complex for an ATPG tool to handle. If sub-modules within these complex modules are considered, the extraction of constraints may prove to be too tedious. In this paper, a novel methodology to extract constraints hierarchically is presented. We use synthesis tools to eliminate redundant logic during the constraint extraction process. The proposed methodology also facilitates the reuse of constraints extracted for different sub-modules at a given level of hierarchy. This technique was applied to the ALU unit of the ARM Verilog benchmark design, and the results presented show that this technique makes the constraint extraction process more useful for large designs.","PeriodicalId":113229,"journal":{"name":"Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786)","volume":"168 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-11-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128348969","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 12

Toward automated abstraction for protocols on branching networks 在分支网络上实现协议的自动抽象

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889576

Michael D. Jones, G. Gopalakrishnan

引用次数: 1

A new method for on-line state machine observation for embedded microprocessors 嵌入式微处理器在线状态机观测新方法

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889556

M. Pflanz, C. Galke, H. Vierhaus

引用次数: 5

Checking temporal properties under simulation of executable system descriptions 在可执行系统描述的模拟下检查时间属性

Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786) Pub Date : 2000-11-08 DOI: 10.1109/HLDVT.2000.889578

Jürgen Ruf, D. W. Hoffmann, T. Kropf, W. Rosenstiel

引用次数: 8