{"title":"Weighted random robust path delay testing of synthesized multilevel circuits","authors":"Weili Wang, S. Gupta","doi":"10.1109/VTEST.1994.292298","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292298","url":null,"abstract":"Importance of delay testing is growing especially for high speed circuits. Delay testing using automatic test equipment is expensive. Built-in self-test can significantly reduce the cost of comprehensive delay testing by replacing the test equipment. It was found that several multilevel, synthesized, robust path delay testable circuits require impractically long pseudo-random test sequences. Weighted random testing techniques have been developed for robust path delay testing. The proposed technique is successfully applied to these circuits and 100% robust path delay fault coverage obtained using only 1-2 sets of weights.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124863197","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Discrete test generation by continuous methods","authors":"Igor Rivin, S. Chakradhar","doi":"10.1109/VTEST.1994.292327","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292327","url":null,"abstract":"We describe a continuous optimization approach for the test generation of combinational circuits. We extend the domain of signal values from the traditional Boolean 0 or 1 value to the real unit interval /spl lsqb/0, 1/spl rsqb/. Responses of Boolean gates comprising the circuit are also extended to deal with real input values. Non-linear smooth functions are constructed for every gate. A non-linear continuous function for the entire circuit is obtained as a summation of the individual gate functions. A similar function is derived for the faulty circuit. We construct an objective function using the good and faulty circuit functions. The objective function is minimized when at least one of the corresponding outputs of the good and faulty circuit differ. The test generation problem is formulated as the minimization of the objective function over a unit hypercube in the Euclidean space. The dimension of the space is equal to the number of primary inputs of the circuit. We optimize the smooth function inside a convex polytope using a variant of gradient descent and line search strategies. We start at the center of the hypercube and follow a trajectory to one of the corners of the hypercube that corresponds to a test vector. Preliminary experimental results on the ISCAS '85 and '89 benchmark circuits demonstrate the feasibility of our approach.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"73 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115908509","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"CMOS bridging fault modeling","authors":"M. Renovell, P. Huc, Y. Bertrand","doi":"10.1109/VTEST.1994.292283","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292283","url":null,"abstract":"This paper analyses the general problem of the determination of the intermediate potentials created by a bridging fault. The analyses is made taking into account the bridge resistance value. It is shown that the fault is detectable as a logic error for a given range of bridge resistance values. But, in this range, the logic faulty value is independent of the bridge resistance value. A general electrical model which can be used to determine if a particular structure of transistors gives an intermediate voltage which is higher or lower than a given threshold voltage is proposed. A global procedure to simulate bridging fault is given. By using the proposed equations and model no SPICE simulation is required.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132020573","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Design for diagnosability of linear digital filters using time-space expansion","authors":"A. Chatterjee, R. Roy","doi":"10.1109/VTEST.1994.292335","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292335","url":null,"abstract":"Fault diagnosis in digital signal processing (DSP) circuits is very important for debugging circuit prototypes and chips and for identifying manufacturing process related problems. In this paper, we address the problem of diagnosing failures in digital filters. It is assumed that the circuit response obtained during off-line testing of digital filters is to be used for fault diagnosis. The tests applied to the filter consist of input data patterns generated by a standard test pattern generation algorithm. We propose a design for diagnosability procedure, based on time space expansion of a digital filter, which allows one circuit node in addition to the normal filter output to be externally observable for diagnosability purposes. The diagnosis is performed by measuring the error magnitudes at the observable circuit nodes at different times during application of the test sequence.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"84 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127250378","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"On broad-side delay test","authors":"J. Savir, S. Patil","doi":"10.1109/VTEST.1994.292299","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292299","url":null,"abstract":"A broad-side delay test is a form of a scan-based delay test, where the first vector of the pair is scanned into the chain, and the second vector of the pair is the combinational circuit's response to this first vector. This delay test form is called \"broad-side\" since the second vector of the delay test pair is provided in a broad-side fashion, namely through the logic. This paper concentrates on generation of broad-side delay test vectors; shows the results of experiments conducted on the ISCAS sequential benchmarks, and discusses some concerns of the broad-side delay test strategy.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130828786","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Functional design verification for the PowerPC 601 microprocessor","authors":"S. Glenn, G. Meil, E. Rodriguez, J. Brooks","doi":"10.1109/VTEST.1994.292292","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292292","url":null,"abstract":"The PowerPC 601 microprocessor, in its goal to establish the PowerPC architecture in the marketplace, had to meet an aggressive 12-month development schedule, be sufficiently functional upon first-pass silicon for system and software development, and quickly achieve volume shipment quality. Accomplishing these goals required comprehensive functional verification methodologies.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125326712","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"On identifying undetectable and redundant faults in synchronous sequential circuits","authors":"I. Pomeranz, S. Reddy","doi":"10.1109/VTEST.1994.292341","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292341","url":null,"abstract":"Considers undetectable and redundant faults in synchronous sequential circuits. The authors state and formally prove results regarding the types of faults identified as undetectable and/or redundant by existing test generation procedures and by procedures proposed specifically for this purpose. They distinguish between procedures that identify undetectable faults and procedures that identify redundant faults. They also give a detailed characterization of the types of faults that can be classified by each procedure considered and the types of faults that cannot be classified. The authors present examples and experimental evidence of these limitations.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"5 5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123728465","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"On evaluating competing bridge fault models for CMOS ICs","authors":"Brian Chess, Carl D. Roth, T. Larrabee","doi":"10.1109/VTEST.1994.292275","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292275","url":null,"abstract":"Compares the accuracy, speed and applicability to test generation of existing bridge fault modeling solutions. The authors identify some previously undiscussed anomalous circuit behaviors, and describe the extent to which they affect bridge fault simulation and testing. Finally, they present a system for evaluating bridge fault models in a test generation environment, and present an experiment that provides an assessment of how defect coverage can be affected by a generating and checking model.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"110 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124681230","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"An automated failure analysis (AFA) methodology for repeated structures","authors":"A. Kablanian, F. Ferguson, A. Jee","doi":"10.1109/VTEST.1994.292294","DOIUrl":"https://doi.org/10.1109/VTEST.1994.292294","url":null,"abstract":"This paper presents a new testing methodology that provides an automated approach to identifying and debugging yield limiting process faults for integrated circuits containing regular arrays. To illustrate the power of this new method, a detailed example of a real life SRAM problem is presented. This example shows the origin of a fault that eludes most industry standard test patterns and suggests how the newly developed AFA methodology recognizes it.<<ETX>>","PeriodicalId":111088,"journal":{"name":"Proceedings of IEEE VLSI Test Symposium","volume":"2006 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131669842","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}