VLSI and Post-CMOS Electronics. Volume 1: Design, modelling and simulation最新文献_第2页

Negative bias temperature instability (NBTI) aware low leakage circuit design 负偏置温度不稳定性(NBTI)感知低漏电电路设计

VLSI and Post-CMOS Electronics. Volume 1: Design, modelling and simulation Pub Date : 2019-09-27 DOI: 10.1049/pbcs073f_ch2

V. Sharma, M. Pattanaik

引用次数: 0

Theory and modelling of spin-transfer-torque based electronic devices 基于自旋传递转矩的电子器件的理论与建模

VLSI and Post-CMOS Electronics. Volume 1: Design, modelling and simulation Pub Date : 2019-09-27 DOI: 10.1049/pbcs073f_ch9

A. Singha

引用次数: 0

Tunneling field effect transistors for energy efficient digital, RF and power management circuit designs enabling IoT edge computing platforms 隧道场效应晶体管，用于节能数字，射频和电源管理电路设计，支持物联网边缘计算平台

VLSI and Post-CMOS Electronics. Volume 1: Design, modelling and simulation Pub Date : 2019-09-27 DOI: 10.1049/pbcs073f_ch11

A. Japa, T. Nagateja, R. Vaddi

{"title":"Tunneling field effect transistors for energy efficient digital, RF and power management circuit designs enabling IoT edge computing platforms","authors":"A. Japa, T. Nagateja, R. Vaddi","doi":"10.1049/pbcs073f_ch11","DOIUrl":"https://doi.org/10.1049/pbcs073f_ch11","url":null,"abstract":"In this chapter, we have studied the device structure and characteristics of TFETs for energy-efficient circuit design useful for IoT edge computing platforms. TFET shows better electrical characteristics in terms of SS, transconductance, current efficiency, and device FoM. Unlike MOSFETs, TFETs exhibit distinct electrical properties like ambipolar conduction and unidirectional current conduction. TFET-based digital logic gates and buffer circuits are analyzed and benchmarked with Si FinFET for energy efficiency. TFETs outperform FinFET designs and achieve better energy efficiency at low V DD . Due to the high ON-current of the devices, TFET RO reports a frequency of 21 GHz, whereas FinFET RO achieves 13 GHz under similar design conditions. It was shown that due to the enhanced Miller capacitance effect in TFETs, transient characteristics of TFET RO suffers from high overshoots and undershoots. We further looked into TFET-based VCRO design wherein TFET design achieves wide tuning range compared to FinFET designs. Finally, we demonstrate TFET-based DLDO achieving low quiescent current with high-energy efficiency. In summary, TFETs have some unique characteristics that make them an ideal candidate for low voltage IoT platforms with specific design challenges to circuit and system design community as discussed.","PeriodicalId":413845,"journal":{"name":"VLSI and Post-CMOS Electronics. Volume 1: Design, modelling and simulation","volume":"51 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-09-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122993634","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Back Matter 回到问题

VLSI and Post-CMOS Electronics. Volume 1: Design, modelling and simulation Pub Date : 2019-09-27 DOI: 10.1049/pbcs073f_bm

引用次数: 0