ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)最新文献_第5页

The Switched-Capacitor Power Amplifier: A Key Enabler for Future Communications Systems 开关电容功率放大器:未来通信系统的关键推动者

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902890

J. Walling

引用次数: 5

A 2-Channel ADC Using a Delta-Sigma Modulator Without Reset & a Modulated-Sinc-Sum Filter 采用无复位Delta-Sigma调制器和调制自和滤波器的2通道ADC

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902610

R. S. A. Kumar, N. Krishnapura

引用次数: 1

A 1-16b Precision Reconfigurable Digital In-Memory Computing Macro Featuring Column-MAC Architecture and Bit-Serial Computation 具有列mac结构和位串行计算的1-16b精度可重构数字内存计算宏

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902824

Hyunjoon Kim, Qian Chen, Taegeun Yoo, T. T. Kim, Bongjin Kim

{"title":"A 1-16b Precision Reconfigurable Digital In-Memory Computing Macro Featuring Column-MAC Architecture and Bit-Serial Computation","authors":"Hyunjoon Kim, Qian Chen, Taegeun Yoo, T. T. Kim, Bongjin Kim","doi":"10.1109/ESSCIRC.2019.8902824","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2019.8902824","url":null,"abstract":"This work proposes a digital in-memory computing macro with 1-16b reconfigurable weight and input bit-precisions for energy-efficient DNN processing. The proposed digital macro comprises 128×128 bitcells, and each bitcell consists of three building blocks for in-memory computing, an XNOR-based bitwise multiplier, a full-adder, and an SRAM cell. The two-dimensional bitcell array is then divided into parallel neurons, each with 128× column-shape multiply-and-accumulate (column-MAC) units arranged in a row. Each column-MAC with N-bit variable weight precision is built with ‘N+7’ bitcells in a column (i.e., 8-to-23 bitcells at 1-to-16bit). The N-bit weights are stored at SRAM cells for in-memory computing with the minimal memory access for fetching weights. The remaining 7 bitcells are needed to extend MSBs for accumulating partial-sums through 128 column-MACs. A bit-serial input is broadcasted to all bitcells in the same column, and parallel bitwise multiply operations are performed. Bitwise multiplied results from each column-MAC are then accumulated using N+7 full-adders which are vertically connected to work as a ripple carry adder. Meanwhile, the input precision is determined by the number of bit-serial input cycles from LSB to MSB. Hence, the post-accumulation is required for multi-bit input precision. A 65nm test-chip is fabricated, and the measured energy-efficiency is 117.3 to 2.06TOPS/W at 1-16bit.","PeriodicalId":402948,"journal":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","volume":"80 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127015192","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 32

A 95.3% Peak Efficiency 38mV overshoot and 5mV/A load regulation Hysteretic Boost Converter with Anti-Phase Emulate Current Control 具有反相位仿真电流控制的38mV超调和5mV/A负载调节滞回升压变换器，峰值效率95.3%

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902720

W. Qu, Donglie Gu, Haixiao Cao, Xu Yang, Jianxiong Xi, Lenian He, Shuo Dong

引用次数: 0

A 112-Gb/s PAM-4 Transmitter With a 2-Tap Fractional-Spaced FFE in 65-nm CMOS 一个112gb /s的PAM-4发射机，带有65纳米CMOS的2抽头分数间隔FFE

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902616

Hao Ding, Xuqiang Zheng, Danyu Wu, Lei Zhou, Jin Wu, Fangxu Lv, Jianye Wang, Xinyu Liu

引用次数: 0

An All-Digital, VMAX-Compliant, and Stable Distributed Charge Injection Scheme for Fast Mitigation of Voltage Droop 一种全数字、符合vmax的稳定分布式电荷注入方案，用于快速缓解电压下降

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902534

S. Bang, M. Cho, P. Meinerzhagen, Andres F. Malavasi, M. Khellah, J. Tschanz, V. De

引用次数: 2

A 0.06–3.4-MHz 92-μW Analog FIR Channel Selection Filter With Very Sharp Transition Band for IoT Receivers 一种用于物联网接收机的0.06 - 3.4 mhz 92 μ w极锐过渡带模拟FIR通道选择滤波器

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902851

Bart J. Thijssen, E. Klumperink, P. Quinlan, B. Nauta

引用次数: 5

Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS 10nm CMOS中触发器和脉冲锁存器的最小延迟余量/误差检测与校正

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902924

P. Meinerzhagen, S. Kundu, Andres F. Malavasi, Trang Nguyen, M. Khellah, J. Tschanz, V. De

引用次数: 0

A 915 MHz, 499 μW, –99 dBm, and 100 kbps BFSK Direct Conversion Receiver 一个915mhz, 499 μW， - 99dbm, 100kbps的BFSK直接转换接收机

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902859

Keun-Mok Kim, Eui-Rim Jeong, Kyung-Sik Choi, Subin Kim, Byeonghun Yun, Hyunki Jung, Wonkab Oh, J. Ko, Sang-Gug Lee

引用次数: 3

A 185 μW −105.1 dB THD 88.6 dB SNDR Negative-R Stabilized Audio Preamplifier 一种185 μW−105.1 dB THD 88.6 dB SNDR负r稳定音频前置放大器

ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) Pub Date : 2019-09-01 DOI: 10.1109/ESSCIRC.2019.8902846

Seungwoo Song, Changuk Lee, Moonhyung Jang, Youngcheol Chae

引用次数: 5