发布求助
文献互助 智能选刊 最新文献

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)最新文献

筛选
英文 中文
Statistical approach to discrete-time chaotic systems: advanced tools for quantized chaotic trajectories 离散混沌系统的统计方法:量化混沌轨迹的先进工具
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946974
G. Mazzini, R. Rovatti, G. Setti
{"title":"Statistical approach to discrete-time chaotic systems: advanced tools for quantized chaotic trajectories","authors":"G. Mazzini, R. Rovatti, G. Setti","doi":"10.1109/TUTCAS.2001.946974","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946974","url":null,"abstract":"Classical tools for statistical analysis of chaotic maps can be generalized to express any-order joint probability of the state and thus any-order correlation functions of the trajectories. When trajectories are quantized correlations can be naturally expressed as combinations of tensors. These expressions feature noteworthy properties when,. piecewise-affine Markov maps are considered. The class of (n,t)-tailed shifts spans the range of maps producing exponentially vanishing correlation and allows the derivation of an analytical expression for any-order quantized correlation functions.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"102 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132974923","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Neuromorphic medical electronics 神经形态医学电子学
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946901
T. S. Lande
{"title":"Neuromorphic medical electronics","authors":"T. S. Lande","doi":"10.1109/TUTCAS.2001.946901","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946901","url":null,"abstract":"This article discusses neuromorphic medical electronics including biological computation, neuromorphic coding, neuromorphic hardware and neuromorphic instrumentation. Two examples are given from the auditory system: a silicon cochlea and a neuromorphic cochlea implant.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"108 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132032973","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Systematic design of data converters 数据转换器的系统设计
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946967
G. Gielen
{"title":"Systematic design of data converters","authors":"G. Gielen","doi":"10.1109/TUTCAS.2001.946967","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946967","url":null,"abstract":"The author discusses the systematic design of data converters. The topics covered include: performance limits in analog designs; data converter design flow; architectural design; circuit design; and layout generation.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125064641","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
The future of semiconductors; Moore or less 半导体的未来;摩尔或更少
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946983
H. Veendrick
{"title":"The future of semiconductors; Moore or less","authors":"H. Veendrick","doi":"10.1109/TUTCAS.2001.946983","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946983","url":null,"abstract":"Scaling results in: increasing design productivity gap; increasing mask costs; increasing leakage currents; increasing noise while noise margins reduce; increasing test costs; increasing technology costs due to approaching the limits. Design measures to limit leakage and noise and to support testing and debug, require an increasing number of transistors (up to 20-40%) and more complex processes to support embedded options. The move to the next technology will become less and less commercially attractive.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134528244","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Factors for success in SoC design SoC设计成功的因素
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946962
M. Olivarez
{"title":"Factors for success in SoC design","authors":"M. Olivarez","doi":"10.1109/TUTCAS.2001.946962","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946962","url":null,"abstract":"The author discusses the various factors which should be taken into account for the successful design of a system-on-chip (SoC). These factors result from the merging of software and hardware disciplines and include: the use of the SpecC to implement quickly and easily executable specification and behavioral description creation; the productivity gain from working at higher levels of abstraction; IP reuse; architectural exploration performed quickly and products produced to specification; customers should quickly receive functional models and verify end systems, before costly changes are required.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116860029","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling and design with SpecC 使用spec进行建模和设计
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1007/978-1-4615-1481-7_2
A. Gerstlauer
{"title":"Modeling and design with SpecC","authors":"A. Gerstlauer","doi":"10.1007/978-1-4615-1481-7_2","DOIUrl":"https://doi.org/10.1007/978-1-4615-1481-7_2","url":null,"abstract":"","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"369 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123406106","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
100 nm CMOS technology. A design perspective 100纳米CMOS技术。设计视角
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946981
H. Veendrick
{"title":"100 nm CMOS technology. A design perspective","authors":"H. Veendrick","doi":"10.1109/TUTCAS.2001.946981","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946981","url":null,"abstract":"This article discusses the design of 100 nm CMOS integrated circuits, emphasising the implications for transistors, logic circuits, matching techniques and embedded systems. Included is a discussion of the requirements of high-speed low-power circuits, and the emerging system-on-chip technologies.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129787744","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
SpecC design environment 规格设计环境
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946963
D. Gajski
{"title":"SpecC design environment","authors":"D. Gajski","doi":"10.1109/TUTCAS.2001.946963","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946963","url":null,"abstract":"The author discusses the SpecC design environment, considering the following topics: validation levels; abstraction levels; SpecC scope, methodology and refinements; refinement user interface; user feedback; user guided refinement; automatic refinement; validation user interface; modelling, refinement, exploration and synthesis engines.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128840520","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Introduction to 3G/4G wireless network architectures 介绍3G/4G无线网络架构
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946968
J. Khan
{"title":"Introduction to 3G/4G wireless network architectures","authors":"J. Khan","doi":"10.1109/TUTCAS.2001.946968","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946968","url":null,"abstract":"The author presents a general discussion on 3G and 4G wireless network architectures. The topics covered include: the basic features of 3G and 4G systems; the migration path from 2G to 3G and 4G; service characteristics; the wireless networking environment; radio transmission issues; the air interface issue; transmission techniques; software radio; and Bluetooth.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125247263","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Design of low voltage CMOS circuits 低压CMOS电路的设计
Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573) Pub Date : 2001-05-06 DOI: 10.1109/TUTCAS.2001.946950
K. Roy, R. Krishnammthy
{"title":"Design of low voltage CMOS circuits","authors":"K. Roy, R. Krishnammthy","doi":"10.1109/TUTCAS.2001.946950","DOIUrl":"https://doi.org/10.1109/TUTCAS.2001.946950","url":null,"abstract":"This article discusses high performance and low-power circuits. It covers leakage control (CAD and circuit techniques) including stacked CMOS with gated-Vdd (application: DRI-cache), multiple VT and dynamic VT, circuit techniques (MTCMOS, VTCMOS. DTMOS, SCMOS, etc.) and SOI implementation. Ultra low voltage digital sub-threshold logic in bursty and non-bursty modes for medical applications, and testing of deep sub-micron low voltage CMOS (modified IDDQ testing and cross-talk faults in high speed circuits) are also discussed.","PeriodicalId":376181,"journal":{"name":"Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132448988","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信