Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.最新文献

Uncertainty-based scheduling: energy-efficient ordering for tasks with variable execution time [processor scheduling] 基于不确定性的调度:可变执行时间任务的节能排序[处理器调度]

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-09-23 DOI: 10.1109/LPE.2003.1231953

F. Gruian, K. Kuchcinski

引用次数: 8

Level conversion for dual-supply systems [low power logic IC design] 双电源系统的电平转换[低功耗逻辑IC设计]

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-09-23 DOI: 10.1109/LPE.2003.1231854

F. Ishihara, F. Sheikh, B. Nikolić

引用次数: 1

Branch prediction on demand: an energy-efficient solution [microprocessor architecture] 按需分支预测:一种节能解决方案[微处理器架构]

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-09-23 DOI: 10.1109/LPE.2003.1231933

D. Chaver, L. Piñuel, M. Prieto, F. Tirado, M. Huang

引用次数: 14

Voltage scheduling under unpredictabilities: a risk management paradigm [logic design] 不可预测性下的电压调度:一种风险管理范式[逻辑设计]

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-09-23 DOI: 10.1145/1059876.1059884

A. Davoodi, Ankur Srivastava

引用次数: 7

A selective filter-bank TLB system [embedded processor MMU for low power] 一种选择性滤波器组TLB系统[低功耗嵌入式处理器MMU]

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-09-23 DOI: 10.1109/LPE.2003.1231885

Jung-Hoon Lee, G. Park, Sung-Bae Park, Shin-Dug Kim

引用次数: 2

A semi-custom voltage-island technique and its application to high-speed serial links [CMOS active power reduction] 半自定义电压岛技术及其在高速串行链路中的应用[CMOS有功功率降低]

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-09-23 DOI: 10.1109/LPE.2003.1231836

J. Carballo, J. Burns, Seung-Moon Yoo, I. Vo, V. R. Norman

引用次数: 2

Dynamic voltage scaling algorithm for fixed-priority real-time systems using work-demand analysis 基于工作需求分析的固定优先级实时系统动态电压缩放算法

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-08-25 DOI: 10.1145/871506.871605

Woonseok Kim, Jihong Kim, S. Min

引用次数: 61

Design methodology for fine-grained leakage control in MTCMOS MTCMOS中细粒度泄漏控制的设计方法

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-08-25 DOI: 10.1145/871506.871535

B. Calhoun, Frank Honoré, A. Chandrakasan

引用次数: 112

Energy optimization techniques in cluster interconnects 集群互联中的能量优化技术

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-08-25 DOI: 10.1145/871506.871620

Eun Jung Kim, K. H. Yum, G. Link, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, Mazin S. Yousif, C. Das

引用次数: 99

A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores 一个用于全局异步、局部同步处理器核心的混合时钟问题队列设计

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-08-25 DOI: 10.1145/871506.871600

V. Rapaka, Diana Marculescu

{"title":"A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores","authors":"V. Rapaka, Diana Marculescu","doi":"10.1145/871506.871600","DOIUrl":"https://doi.org/10.1145/871506.871600","url":null,"abstract":"Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-Gigahertz speeds. However, such a tremendous computational capability comes at a high price in terms of power consumption and design effort in distributing a global clock signal across the chip. One of the most promising strategies that addresses these issues is the globally asynchronous, locally synchronous (GALS) design style where multiple domains are governed by different, locally generated clocks. Due to its inherent complexity, a possible driver application for such a design style is the case of superscalar, out-of-order processors. While micro-architectural evaluations for GALS microprocessors have been made available recently, no concrete implementations have been analyzed in a detailed way. In this paper we propose a mixed-clock issue queue design for high-end, out-of-order superscalar processors, able to sustain different clock rates and speeds for the incoming and out going traffic. We compare and contrast our implementation with existing synchronous versions of issue queues used stand-alone or in conjunction with mixed-clock FIFOs for inter-domain synchronization.","PeriodicalId":355883,"journal":{"name":"Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-08-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129630429","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5