发布求助
文献互助 智能选刊 最新文献

2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)最新文献

筛选
英文 中文
Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications 动态电压缩放应用中延迟线的分析与设计
2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2016-05-08 DOI: 10.1109/ASYNC.2016.16
R. Tadros, Weizhe Hua, Matheus Gibiluka, Matheus T. Moreira, Ney Laert Vilar Calazans, P. Beerel
{"title":"Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications","authors":"R. Tadros, Weizhe Hua, Matheus Gibiluka, Matheus T. Moreira, Ney Laert Vilar Calazans, P. Beerel","doi":"10.1109/ASYNC.2016.16","DOIUrl":"https://doi.org/10.1109/ASYNC.2016.16","url":null,"abstract":"Dynamic voltage scaling of bundled-data asynchronous design has the promise to lead to far more energy efficient systems than traditionally clocked alternatives. However, this approach relies on the development of energy-efficient delay lines, whose delay must track that of the combinational datapath over a wide range of voltages. This paper presents a thorough analysis of the design of such delay lines and describes how sizing affects their delay across different voltages. It proposes a design methodology for minimizing energy consumption subject to delay matching constraints. It then applies this methodology to delay lines that consist of four different delay elements in two different technologies, exploring the underlying trade-offs they present.","PeriodicalId":314538,"journal":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131363326","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
GALS Partitioning Methodology for Substrate Noise Reduction in Mixed-Signal Integrated Circuits 混合信号集成电路中衬底降噪的GALS划分方法
2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2016-05-08 DOI: 10.1109/ASYNC.2016.15
M. Babić, Steffen Zeidler, M. Krstic
{"title":"GALS Partitioning Methodology for Substrate Noise Reduction in Mixed-Signal Integrated Circuits","authors":"M. Babić, Steffen Zeidler, M. Krstic","doi":"10.1109/ASYNC.2016.15","DOIUrl":"https://doi.org/10.1109/ASYNC.2016.15","url":null,"abstract":"This paper proposes a methodology for substrate noise reduction in mixed-signal integrated circuits (IC) by using a globally-asynchronous locally-synchronous (GALS) approach for digital system integration. For this purpose the harmonic balanced partitioning strategy is proposed. It is shown that by converting a synchronous design into a plesiochronous GALS design with M locally-synchronous modules (LSMs), a theoretical limit of spectral peak attenuation corresponds to 20logM. This model is evaluated by numerical simulations in MATLAB. Based on the proposed partitioning scheme, a methodology for GALS partitioning for optimal substrate noise reduction is developed. Finally the corresponding low-noise GALS design flow is proposed, based on a custom noise optimization tool named EMIAS. The flow is evaluated on a realistic design example.","PeriodicalId":314538,"journal":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128922042","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Automatic Clock: A Promising Approach toward GALSification 自动时钟:一种很有前途的气化方法
2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2016-05-08 DOI: 10.1109/ASYNC.2016.20
M. Mamaghani, M. Krstic, J. Garside
{"title":"Automatic Clock: A Promising Approach toward GALSification","authors":"M. Mamaghani, M. Krstic, J. Garside","doi":"10.1109/ASYNC.2016.20","DOIUrl":"https://doi.org/10.1109/ASYNC.2016.20","url":null,"abstract":"Hardware design abstraction has significantly favoured productivity in the recent years. The clock is known to be the beating heart of every digital design which coordinates the communications and computations. Due to the critical role of this signal a proper management of it is essential. Newly emerged high-level synthesis and hardware construction tools either reflect this responsibility to the designer at high level or make some general assumptions based upon critical paths which may also require the designer to re-architecture the design when the assumptions encounter failure. This can exert a profound impact on designer's productivity. We propose the AutoCLK technique to handle the clock automatically which calls for specific properties, such as 'slack elasticity' and distributed control flow, in the target architecture. Our experiments demonstrate that both low-level and high-level factors have to be taken into account for efficient clock management.","PeriodicalId":314538,"journal":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"30 4","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114036111","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Finding Glitches Using Formal Methods 使用形式化方法查找故障
2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2016-05-08 DOI: 10.1109/ASYNC.2016.12
Yan Peng, I. W. Jones, M. Greenstreet
{"title":"Finding Glitches Using Formal Methods","authors":"Yan Peng, I. W. Jones, M. Greenstreet","doi":"10.1109/ASYNC.2016.12","DOIUrl":"https://doi.org/10.1109/ASYNC.2016.12","url":null,"abstract":"The increasing scale and complexity of integrated circuits leads to many departures from a pure, synchronous design methodology. Clock-domain crossings, multi-cycle paths, and circuits for test with long combinational logic delays introduce vulnerabilities for glitch-related failures. Conventional simulation techniques can miss glitches because of the large number of value and timing scenarios. We have tried several commercially available tools but have not found a comprehensive solution. This paper presents a concise statement of what it means for a logic circuit to be \"glitch free\". This property can be verified using satisfiability solvers. We present our implementation using the ACL2 theorem proving system and some experimental results.","PeriodicalId":314538,"journal":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"968 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123312776","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Asynchronously Controlled Frequency Locked Loop 异步控制锁频环
2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2016-05-08 DOI: 10.1109/ASYNC.2016.8
Suwen Yang, Frankie Y. Liu, V. C. Lee
{"title":"Asynchronously Controlled Frequency Locked Loop","authors":"Suwen Yang, Frankie Y. Liu, V. C. Lee","doi":"10.1109/ASYNC.2016.8","DOIUrl":"https://doi.org/10.1109/ASYNC.2016.8","url":null,"abstract":"A frequency-locked loop (FLL) system typically employs synchronous digital counters to estimate the frequency discrepancy between the output of a local oscillator and an external reference clock. We present a novel FIFO-based frequency detector as an alternative to such counters. Our FIFO-based frequency detector consists of an asP* control unit and data flip-flops at either ends, with inputs being the reference clock and the divided down oscillator output. Using this frequency detector, we construct an asynchronously controlled FLL, and we compare its performance against a synchronously controlled FLL. The asynchronously controlled design is shown to generate more corrective events, allowing it to frequency lock in comparable time to traditional FLLs. Moreover, the asynchronously controlled FLL provides a simpler design whose counter bit width requirements do not increase with finer frequency resolution specifications. Finally, we also propose a slightly modified FLL design which uses the FIFO-based frequency detector to achieve frequency locking in 80% less time, as compared to traditional FLLs.","PeriodicalId":314538,"journal":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122276925","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Gradual Synchronization 渐进同步
2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2016-05-01 DOI: 10.1109/ASYNC.2016.21
Sandra J. Jackson, R. Manohar
{"title":"Gradual Synchronization","authors":"Sandra J. Jackson, R. Manohar","doi":"10.1109/ASYNC.2016.21","DOIUrl":"https://doi.org/10.1109/ASYNC.2016.21","url":null,"abstract":"System-on-Chip (SoC) designs using multiple clock domains are gaining importance due to clock distribution difficulties and increasing in-die process variations. For the same reasons more emerging SoC designs utilize clock-less domains for parts of the system. Both clock domain crossing and clocked/clockless domain crossing require a mechanism for inter-domain data transfer that re-synchronizes data to the clock domain of the receiver and avoids metastability. These synchronizers introduce added latency and reduce throughput. This paper proposes merging synchronization with computation in order to reduce latency while keeping throughput high. The method, called Gradual Synchronization (GSync), can reduce synchronization latency at maximum operating frequency by up to 37 percent, with even greater benefit at slower frequencies. We show the benefits of this approach in the scenario of an asynchronous NoC with synchronous end-points.","PeriodicalId":314538,"journal":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114348921","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信