2016 IEEE High Performance Extreme Computing Conference (HPEC)最新文献_第3页

Computational and memory analysis of Tegra SoCs Tegra soc的计算和内存分析

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761602

Andrew Milluzzi, A. George, H. Lam

{"title":"Computational and memory analysis of Tegra SoCs","authors":"Andrew Milluzzi, A. George, H. Lam","doi":"10.1109/HPEC.2016.7761602","DOIUrl":"https://doi.org/10.1109/HPEC.2016.7761602","url":null,"abstract":"Low-power, embedded, GPU System-on-Chip (SoC) devices provide outstanding computational performance, especially for compute-intensive tasks. While clusters of SoCs for High-Performance Embedded Computing (HPEC) are not new, the computational power of these supercomputers has long lacked the efficiency of their more traditional, High-Performance Computing (HPC) counterparts. With the advent of the Tegra K1 and X1, the efficiency debate is significantly more complex. These new devices can provide up to 500 GFLOPS of Float32 performance with a TDP of just 10 Watts. This paper investigates the current state of NVIDIA SoCs, comparing and contrasting their performance and power characteristics to high-end NVIDIA accelerators. In order to perform this analysis, we leverage two metrics, Computational Density (CD) and External Memory Bandwidth (EMB), to provide a first-order estimate and then normalize the results with Realizable Utilization (RU). RU is a measurement of device efficiency, comparing observed benchmarking results to the theoretical CD or EMB. From this analysis, we are able to uncover which computational kernels might show similar or improved performance on an HPEC cluster of NVIDIA Tegra SoCs. Based on our observations, an SoC cluster would be plausible for some power-constrained HPC applications. Furthermore, the observed performance improvement in Tegra devices suggests that a future GPU-SoC cluster could be an option for a wide range of applications.","PeriodicalId":308129,"journal":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","volume":"476 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127113842","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3

An approach to big data inspired by statistical mechanics 一种受统计力学启发的大数据方法

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761643

J. Cortese

引用次数: 0

Performance analysis and acceleration of explicit integration for large kinetic networks using batched GPU computations 基于批处理GPU计算的大型动态网络显式集成性能分析与加速

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761605

A. Haidar, Benjamin Brock, S. Tomov, M. Guidry, J. Billings, Daniel Shyles, J. Dongarra

{"title":"Performance analysis and acceleration of explicit integration for large kinetic networks using batched GPU computations","authors":"A. Haidar, Benjamin Brock, S. Tomov, M. Guidry, J. Billings, Daniel Shyles, J. Dongarra","doi":"10.1109/HPEC.2016.7761605","DOIUrl":"https://doi.org/10.1109/HPEC.2016.7761605","url":null,"abstract":"We demonstrate the systematic implementation of recently-developed fast explicit kinetic integration algorithms that solve efficiently N coupled ordinary differential equations (subject to initial conditions) on modern GPUs. We take representative test cases (Type Ia supernova explosions) and demonstrate two or more orders of magnitude increase in efficiency for solving such systems (of realistic thermonuclear networks coupled to fluid dynamics). This implies that important coupled, multiphysics problems in various scientific and technical disciplines that were intractable, or could be simulated only with highly schematic kinetic networks, are now computationally feasible. As examples of such applications we present the computational techniques developed for our ongoing deployment of these new methods on modern GPU accelerators. We show that similarly to many other scientific applications, ranging from national security to medical advances, the computation can be split into many independent computational tasks, each of relatively small-size. As the size of each individual task does not provide sufficient parallelism for the underlying hardware, especially for accelerators, these tasks must be computed concurrently as a single routine, that we call batched routine, in order to saturate the hardware with enough work.","PeriodicalId":308129,"journal":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","volume":"11 2","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120896392","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

High-performance algorithms and data structures to catch elephant flows 捕捉大象流的高性能算法和数据结构

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761600

Jordi Ros-Giralt, Alan Y. Commike, R. Lethin, Sourav Maji, M. Veeraraghavan

引用次数: 2

Landmark routing for large graphs in fixed-memory environments 固定内存环境中大型图的地标路由

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761581

Newton Campbell, Michael J. Laszlo, Sumitra Mukherjee

引用次数: 0

CUDA implementation of an optimal online Gaussian-Signal-in-Gaussian-Noise detector 一种最优在线高斯信号-高斯噪声检测器的CUDA实现

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761613

N. Nossenson, Ariel Jaffe

引用次数: 0

ToQ.jl: A high-level programming language for D-Wave machines based on Julia ToQ。基于Julia的D-Wave机器的高级编程语言

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761616

D. O’Malley, V. Vesselinov

引用次数: 35

A CUDA implementation of the pagerank pipeline benchmark 一个CUDA实现的网页排名管道基准

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761620

M. Bisson, E. Phillips, M. Fatica

引用次数: 11

GPU-accelerated charge mapping gpu加速电荷映射

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761599

A. Sanaullah, Saiful A. Mojumder, Kathleen M. Lewis, M. Herbordt

引用次数: 3

Implementing Hilbert transform for Digital Signal Processing on epiphany many-core coprocessor 在顿式多核协处理器上实现数字信号处理中的希尔伯特变换

2016 IEEE High Performance Extreme Computing Conference (HPEC) Pub Date : 2016-09-01 DOI: 10.1109/HPEC.2016.7761638

Kyle L. Labowski, P. Jungwirth, J. Ross, D. Richie

引用次数: 2