IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.最新文献_第6页

Toward design technology in 2020: trends, issues, and challenges [VLSI design] 面向2020年的设计技术:趋势、问题和挑战[VLSI设计]

IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings. Pub Date : 2003-02-20 DOI: 10.1109/ISVLSI.2003.1183344

J. Harlow

引用次数: 12

Energy recovering ASIC design 能量回收ASIC设计

IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings. Pub Date : 2003-02-20 DOI: 10.1109/ISVLSI.2003.1183364

C. Ziesler, Joohee Kim, M. Papaefthymiou

{"title":"Energy recovering ASIC design","authors":"C. Ziesler, Joohee Kim, M. Papaefthymiou","doi":"10.1109/ISVLSI.2003.1183364","DOIUrl":"https://doi.org/10.1109/ISVLSI.2003.1183364","url":null,"abstract":"Dissipation in the clock tree and state elements of ASIC designs is often a significant fraction of total energy consumption. We propose a methodology for recovering most of this energy by using a novel energy recovering flip-flop and a novel single-phase resonant clock generator. As our state element has near-zero energy consumption when the input data is not switching, it provides the savings of clock gating approaches without the additional complexity of implementing clock gating in the design. To complement this near-zero idle energy property of the flip-flop, our resonant clock generator includes the capability to decide, on a per-cycle basis, whether or not the resonant clock needs to be replenished on the next cycle, thus automatically reducing energy consumption when most of the state elements are idling. ASICs designed with our methodology can achieve sub-C/spl middot/V/sub dd//sup 2/ dissipations on the clock network at frequencies of 200-500MHz and operating voltages of 1.0-1.5V in a 0.25 /spl mu/m process. To evaluate our methodology, we simulated a dual-mode (conventional and energy recovering) ASIC module to directly compare energy savings between the energy recovering and conventional clocking schemes. Our simulations demonstrate savings of over a factor of 4 for the energy-recovering mode versus the conventional mode for low switching activities.","PeriodicalId":299309,"journal":{"name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-02-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124642337","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 19

Decoder-based multi-context interconnect architecture 基于解码器的多上下文互连架构

IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings. Pub Date : 2003-02-20 DOI: 10.1109/ISVLSI.2003.1183478

Andrea Lodi, L. Ciccarelli, A. Cappelli, F. Campi, M. Toma

引用次数: 2

Energy benefits of a configurable line size cache for embedded systems 嵌入式系统的可配置行大小缓存的能源效益

IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings. Pub Date : 2003-02-20 DOI: 10.1109/ISVLSI.2003.1183357

Chuanjun Zhang, F. Vahid, W. Najjar

引用次数: 49

Three-dimensional integrated circuits: performance, design methodology, and CAD tools 三维集成电路:性能、设计方法和CAD工具

IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings. Pub Date : 2003-02-20 DOI: 10.1109/ISVLSI.2003.1183348

Shamik Das, A. Chandrakasan, R. Reif

引用次数: 80