2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)最新文献

筛选
英文 中文
An Efficient Parallel Electromagnetic Solver for Extracting Scattering Parameters from Large Electrical Interconnects With Many Ports 大型多端口电互连散射参数提取的高效并行电磁求解器
Damian Marek, P. Triverio
{"title":"An Efficient Parallel Electromagnetic Solver for Extracting Scattering Parameters from Large Electrical Interconnects With Many Ports","authors":"Damian Marek, P. Triverio","doi":"10.1109/EPEPS53828.2022.9947152","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947152","url":null,"abstract":"An efficient parallel solver is proposed for extracting port parameters from electrical interconnects with many ports. We demonstrate that block iterative methods can be used to improve convergence rate and parallel efficiency. The proposed method is up to $16times$ faster than an existing method on structures with up to 128 ports and 3 million unknowns.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"109 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117190605","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
NEXT Effect in Pin-area Routing at Receiver End from Via to Trace Coupling in a 32 Gb/s Channel 32 Gb/s通道中接收端经路到走线耦合引脚区域路由的NEXT效应
P. Paladhi, Yanyan Zhang, Xianbo Yang, N. Pham, Megan Nguyen, M. Bohra, Junyan Tang, S. Chun, Joshua Myers, W. Becker, D. Dreps
{"title":"NEXT Effect in Pin-area Routing at Receiver End from Via to Trace Coupling in a 32 Gb/s Channel","authors":"P. Paladhi, Yanyan Zhang, Xianbo Yang, N. Pham, Megan Nguyen, M. Bohra, Junyan Tang, S. Chun, Joshua Myers, W. Becker, D. Dreps","doi":"10.1109/EPEPS53828.2022.9947103","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947103","url":null,"abstract":"With increasing bandwidth and higher transmission data rates in each generation, routing density in motherboards especially under module area have also increased proportionally. Maintaining signal integrity of high-speed channels under such dense routing conditions is becoming more challenging in each new product generation. This paper shows how via to trace coupling in under LGA area can give rise to increased NEXT values thereby causing channel margin loss and failure at high data rates.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114523159","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Distributed PDN Modeling Approach for Accurate Jitter Estimation in High-Speed NAND Flash Memory 高速NAND闪存中精确抖动估计的分布式PDN建模方法
Sayed Mobin, Pranav Balachander, Asha Sharma, Venkatesh Ramachandra
{"title":"Distributed PDN Modeling Approach for Accurate Jitter Estimation in High-Speed NAND Flash Memory","authors":"Sayed Mobin, Pranav Balachander, Asha Sharma, Venkatesh Ramachandra","doi":"10.1109/EPEPS53828.2022.9947093","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947093","url":null,"abstract":"Due to aggressive storage capacity demands, multiple NAND Flash die are often stacked in a highly integrated, complex package system. As data-rate increases, bit time (UI) is shrinking, and accurate measurement of the data valid window and jitter become very important. Power distribution network (PDN) noise affects the overall system timing. The conventional way of PDN modeling approach in NAND Flash memory System level analysis, cannot accurately predict the system level jitter and deviates from the actual product level performance. In this paper, an accurate method for PDN-induced jitter analysis in NAND Flash system-level operation is described. Simulated PDN-induced jitter results are validated through characterization system and product level measurement jitter.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126607339","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Improvement of Radiation Characteristics of a 300-GHz On-Chip Patch Antenna with Epoxy Mold Compound (EMC) Encapsulation 采用环氧模复合材料(EMC)封装改善300ghz片上贴片天线的辐射特性
H. Bakshi, R. Murugan, Sylvester Ankamah-Kusi
{"title":"Improvement of Radiation Characteristics of a 300-GHz On-Chip Patch Antenna with Epoxy Mold Compound (EMC) Encapsulation","authors":"H. Bakshi, R. Murugan, Sylvester Ankamah-Kusi","doi":"10.1109/EPEPS53828.2022.9947128","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947128","url":null,"abstract":"Radiation characteristics of on-chip patch antennas are limited by the metallization and dielectric properties of the back-end of line (BEOL) silicon manufacturing processes. A 300-GHz on-chip patch antenna is designed using a radio frequency (RF) complementary metal-oxide-semiconductor (CMOS) process. The radiation efficiency, peak gain, and impedance bandwidth improve upon encapsulation of the antenna with IC packaging epoxy mold compounds (EMCs). In addition, high-frequency conduction and dielectric losses are analyzed, and their effects on antenna radiation efficiency are quantified in this paper. The overall radiation efficiency is shown to improve by 25%, peak gain by $sim 3 boldsymbol{text{dB}}$, and the-10-dB return loss bandwidth improves from 3 GHz to 18 GHz by encapsulating a 300-GHz on-chip patch antenna within commercially available EMCs.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114288162","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Realistic Stripline Corner Modeling Using Surrogate Model and Topographic Fitting 基于代理模型和地形拟合的现实带状线拐角建模
A. Page, M. Cocchini, Zhaoqing Chen, Xu Chen
{"title":"Realistic Stripline Corner Modeling Using Surrogate Model and Topographic Fitting","authors":"A. Page, M. Cocchini, Zhaoqing Chen, Xu Chen","doi":"10.1109/EPEPS53828.2022.9947141","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947141","url":null,"abstract":"This paper demonstrates a method to extract impedance-attenuation corners of a stripline with user-prescribed confidence levels. This is done using a sparse-grid-based surrogate model to quickly generate vast Monte Carlo datasets from which the impedance-attenuation distribution is calculated. Ellipses are fit to this distribution as equi-density contours to enclose a proportion of the solution data. Appropriate corners can be read off these ellipses and applied to broadband simulation. The results are compared against three measured test coupons, showing capability to analyze a PCIe Gen. 5 link. Realistic modeling of geometries and material variations is emphasized.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130018513","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Towards Accelerated Transient Solvers for Full System Power Integrity Verification 全系统电源完整性验证的加速瞬态求解方法
A. Carlucci, S. Grivet-Talocia, Scott Mongrain, Siddharth Kulasekaran, K. Radhakrishnan
{"title":"Towards Accelerated Transient Solvers for Full System Power Integrity Verification","authors":"A. Carlucci, S. Grivet-Talocia, Scott Mongrain, Siddharth Kulasekaran, K. Radhakrishnan","doi":"10.1109/EPEPS53828.2022.9947106","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947106","url":null,"abstract":"This paper proposes a novel framework for power integrity verification of multicore systems, including voltage stabilization provided by multiple integrated voltage regulators at the core interfaces. The proposed framework adopts a two-stage macromodeling strategy to derive a compact representation of the full system dynamics as observed from each core. These dynamics are parameterized by the time-varying duty cycle provided by dedicated feedback controllers to each voltage regulator, here implemented through an averaged model. We show that the proposed simulation framework has the potential to outperform direct transient analysis based on SPICE engines.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125583669","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Impedance and Cost based PDN Decoupling Optimization using Reinforcement Learning 基于阻抗和代价的强化学习PDN解耦优化
Allan Sánchez-Masís, Sameer Shekhar
{"title":"Impedance and Cost based PDN Decoupling Optimization using Reinforcement Learning","authors":"Allan Sánchez-Masís, Sameer Shekhar","doi":"10.1109/EPEPS53828.2022.9947201","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947201","url":null,"abstract":"PDN optimization involves selection of capacitors to meet the target impedance. This paper uses reinforcement learning to solve decoupling stuffing problem based on impedance-based reward and then with both impedance & cost-based reward. It is shown how the agent can be biased when trained only on impedance-based reward. Key results including attainment of target impedance and overall achieving cost and impedance optimized solution are reported.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"99 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122637114","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Inverse Design of Embedded Inductor with Hierarchical Invertible Neural Transport Net 基于层次可逆神经传递网络的嵌入式电感器反设计
O. Akinwande, O. W. Bhatti, Madhavan Swaminathan
{"title":"Inverse Design of Embedded Inductor with Hierarchical Invertible Neural Transport Net","authors":"O. Akinwande, O. W. Bhatti, Madhavan Swaminathan","doi":"10.1109/EPEPS53828.2022.9947131","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947131","url":null,"abstract":"Heterogeneous integration of voltage regulators in power delivery networks is a growing trend that employs em-bedded inductor as a key component in significantly improving the power distribution. In this work, we propose a neural network framework called the hierarchical invertible neural transport for the inverse design of an embedded inductor. With this invertible method, we obtain the probability distributions of the parameters of the embedded inductor design space that most likely satisfy the desired specifications. We also learn the impedance response for free in the forward design. In the forward design, our results show a 2.14% normalized mean square error when compared with the output response of a full wave EM simulator.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121022427","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Hardware Verification of Via Crosstalk Cancellation for Differential BGA-to-BGA Links 差分BGA-to-BGA链路通过串扰消除的硬件验证
Katharina Scharff, Xiaomin Duan, M. Cocchini, Hung Nguyen, Nicole Selezinski, D. Kaller, H. Harrer
{"title":"Hardware Verification of Via Crosstalk Cancellation for Differential BGA-to-BGA Links","authors":"Katharina Scharff, Xiaomin Duan, M. Cocchini, Hung Nguyen, Nicole Selezinski, D. Kaller, H. Harrer","doi":"10.1109/EPEPS53828.2022.9947191","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947191","url":null,"abstract":"Coupling in dense via pinfields is known as a major contributor to crosstalk. In this work we present and verify a novel wiring strategy for links with a symmetrical pinfield-to-pinfield topology that reduces crosstalk significantly and requires no extra shielding vias. By twisting the orientation of the $p$ and $n$ wires of the differential stripline pair, a cancellation of the crosstalk between the differential via pairs is achieved. It can be implemented without any additional space requirements. The proposed design is fabricated and the crosstalk is measured with a vector network analyzer. It is shown that small changes in the orientation of the wiring in the pinfield region can reduce far-end crosstalk significantly.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125254701","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Fast LDO Simulations via Parameter-Varying Linearized Macromodels 基于参数变化线性化宏模型的快速LDO仿真
T. Bradde, S. Grivet-Talocia
{"title":"Fast LDO Simulations via Parameter-Varying Linearized Macromodels","authors":"T. Bradde, S. Grivet-Talocia","doi":"10.1109/EPEPS53828.2022.9947151","DOIUrl":"https://doi.org/10.1109/EPEPS53828.2022.9947151","url":null,"abstract":"An approach for generating time-varying linearized macromodels of analog circuit blocks is presented. These models can be used to perform fast small-signal analyses characterized by nonstationary operating conditions, thanks to their certified stability. We validate the proposed approach by performing post-layout simulations of a Low DropOut (LDO) voltage regulator, in view of power integrity assessment applications.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122320172","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信