16th IEEE International Workshop on Rapid System Prototyping (RSP'05)最新文献

筛选

英文中文

Prototyping globally asynchronous locally synchronous circuits on commercial synchronous FPGAs 基于商用同步fpga的全局异步局部同步电路原型设计

16th IEEE International Workshop on Rapid System Prototyping (RSP'05) Pub Date : 2005-02-20 DOI: 10.1145/1046192.1046243

M. Najibi, K. Saleh, M. Naderi, H. Pedram, M. Sedighi

{"title":"Prototyping globally asynchronous locally synchronous circuits on commercial synchronous FPGAs","authors":"M. Najibi, K. Saleh, M. Naderi, H. Pedram, M. Sedighi","doi":"10.1145/1046192.1046243","DOIUrl":"https://doi.org/10.1145/1046192.1046243","url":null,"abstract":"This paper introduces a methodology for prototyping globally asynchronous locally synchronous (GALS) circuits on synchronous commercial FPGAs. A library of required elements for implementing GALS circuits is proposed and general design considerations to successfully implement a GALS circuit on FPGA are discussed. The library includes clock generators and arbiters, and different port controllers. Different implementations of these circuits and their advantages and disadvantages are explored. At the end we present a GALS Reed-Solomon decoder as a practical example. The results show that the GALS approach improves the performance of the circuit by 11% and reduces the power consumption by 18.7% to 19,6% considering different error rates. On the other hand, the area of the circuit is increased by 51% which is acceptable considering that a pure synchronous circuit including a central controller is decomposed to generate GALS system and 29% of this overhead belongs to distributing controller in different modules. Deploying better decomposition methods can reduce this overhead substantially.","PeriodicalId":262048,"journal":{"name":"16th IEEE International Workshop on Rapid System Prototyping (RSP'05)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-02-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133122151","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 24

Enabling a real-time solution for neuron detection with reconfigurable hardware 通过可重构硬件实现神经元检测的实时解决方案

16th IEEE International Workshop on Rapid System Prototyping (RSP'05) Pub Date : 2005-02-20 DOI: 10.1145/1046192.1046232

Ben Cordes, Jennifer G. Dy, M. Leeser, James Goebel

引用次数: 2

首页上一页