发布求助
文献互助 智能选刊 最新文献

Proceedings of IEEE 5th International Workshop on Rapid System Prototyping最新文献

筛选
英文 中文
Extended VHDL for the rapid prototyping of systems with synthesizable and nonsynthesizable subsystems 具有可合成和不可合成子系统的系统快速原型设计的扩展VHDL
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping Pub Date : 1994-06-21 DOI: 10.1109/IWRSP.1994.315900
J. D. S. Babcock, A. Dollas
{"title":"Extended VHDL for the rapid prototyping of systems with synthesizable and nonsynthesizable subsystems","authors":"J. D. S. Babcock, A. Dollas","doi":"10.1109/IWRSP.1994.315900","DOIUrl":"https://doi.org/10.1109/IWRSP.1994.315900","url":null,"abstract":"System design is typically done in VHDL to facilitate top-down design and to enable the mapping of a design to many implementations. Reusability of subsystems to date has largely been performed with libraries of synthesizable VHDL subsystems. This paper presents recommended extensions to VHDL to allow the VHDL designer to interact with nonsynthesizable subsystems while still designing in VHDL. The extended VHDL code is passed through a precompiler that outputs two standard VHDL files: a simulatable VHDL model of the system, and a synthesizable model of the design where subsystems are replaced by signals to the external hardware.<<ETX>>","PeriodicalId":261113,"journal":{"name":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","volume":"140 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124562424","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Algorithms and architectures to computational systems implementation 计算系统实现的算法和架构
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping Pub Date : 1994-06-21 DOI: 10.1109/IWRSP.1994.315893
L. Carro, A. Suzim
{"title":"Algorithms and architectures to computational systems implementation","authors":"L. Carro, A. Suzim","doi":"10.1109/IWRSP.1994.315893","DOIUrl":"https://doi.org/10.1109/IWRSP.1994.315893","url":null,"abstract":"This paper describes some techniques currently under research to explore hardware-software tradeoffs during a system development. We show that the moving of SW operations to HW can be further improved if the source code is modified in order to increase the overall parallelism of the system. We then show the limits of this approach and a new RISC architecture under research to overcome this limitations.<<ETX>>","PeriodicalId":261113,"journal":{"name":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125604323","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Rapid development of signal processors and the RASSP program 快速发展的信号处理器和RASSP程序
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping Pub Date : 1994-06-21 DOI: 10.1109/IWRSP.1994.315906
C. S. Myers, P. Fiore, J. Letellier
{"title":"Rapid development of signal processors and the RASSP program","authors":"C. S. Myers, P. Fiore, J. Letellier","doi":"10.1109/IWRSP.1994.315906","DOIUrl":"https://doi.org/10.1109/IWRSP.1994.315906","url":null,"abstract":"This paper presents two case studies of the rapid development of military signal processors and a description of how the experiences learned on these programs are being leveraged into an ARPA/Tri-Service initiative. The two case studies emphasize end-to-end system simulation and the use of rapid prototyping tools and special hardware for rapid development. Rapid Prototyping of Application Specific Signal Processors, or RASSP, is an initiative to create a new process for the development of military signal processors. The objective of RASSP is to specify a process which both reduces the development time and the cost of military signal processing systems while improving their quality and their long term supportability. RASSP processors are meant to be incrementally upgradable over long development and life cycles. While RASSP represents a significantly harder problem than the two examples described here, the lessons learned in these examples are being incorporated in the RASSP approach.<<ETX>>","PeriodicalId":261113,"journal":{"name":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130936407","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Using an FPGA based computer as a hardware emulator for built-in self-test structures 基于FPGA的计算机作为内置自检结构的硬件仿真器
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping Pub Date : 1994-06-21 DOI: 10.1109/IWRSP.1994.315913
R. Wieler, Zaifu Zhang, R. McLeod
{"title":"Using an FPGA based computer as a hardware emulator for built-in self-test structures","authors":"R. Wieler, Zaifu Zhang, R. McLeod","doi":"10.1109/IWRSP.1994.315913","DOIUrl":"https://doi.org/10.1109/IWRSP.1994.315913","url":null,"abstract":"Circuit emulation, using dynamically reconfigurable hardware is a high speed alternative to circuit simulation, especially for large and complex designs. Dynamic reconfiguration enhances the ability to efficiently analyze the test of combinational and sequential circuits by providing statistical information on fault grading, detectability, and signature analysis. We present a hardware emulation environment based on dynamically reconfigurable field programmable devices. For this work our main interests are in hardware acceleration of fault simulation in a built-in self-test environment and rapid prototyping of new BIST techniques.<<ETX>>","PeriodicalId":261113,"journal":{"name":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130814608","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Rapid prototyping of a real-time video encoder 一个实时视频编码器的快速原型
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping Pub Date : 1994-06-21 DOI: 10.1109/IWRSP.1994.315914
M. Engels, T. Meng
{"title":"Rapid prototyping of a real-time video encoder","authors":"M. Engels, T. Meng","doi":"10.1109/IWRSP.1994.315914","DOIUrl":"https://doi.org/10.1109/IWRSP.1994.315914","url":null,"abstract":"We describe the rapid prototyping of a video encoder intended for transmitting compressed video data through a wireless local area network. Our work proves the feasibility of using a multiprocessor for prototyping high-data rate applications with a minimum development effort.<<ETX>>","PeriodicalId":261113,"journal":{"name":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129442367","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信