First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06)最新文献

Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage 电源电压控制多功能组合模块的发展

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.35

L. Sekanina, Lukás Starecek, Z. Gajda, Z. Kotásek

引用次数: 21

Automatic Alignment of Multiple Optical Components Using Genetic Algorithm 基于遗传算法的多光学元件自动对准

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.27

H. Nosato, M. Murakawa, T. Higuchi

引用次数: 2

A Tuning Technique for Switched-Capacitor Circuits 开关电容电路的调谐技术

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.13

M. Keskin, N. Keskin

引用次数: 2

On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition 应用于图像识别的软处理器内核的片上进化

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.55

K. Glette, J. Tørresen, M. Yasunaga, Y. Yamaguchi

{"title":"On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition","authors":"K. Glette, J. Tørresen, M. Yasunaga, Y. Yamaguchi","doi":"10.1109/AHS.2006.55","DOIUrl":"https://doi.org/10.1109/AHS.2006.55","url":null,"abstract":"To increase the flexibility of single-chip evolvable hardware systems, we explore possibilities of systems with the evolutionary algorithm implemented in software on an on-chip processor. This gives higher flexibility compared to implementing an evolutionary algorithm directly in hardware, since the parameters and behaviour of the algorithm can easily be changed, and complex operators are more feasible to implement. In this paper a Xilinx MicroBlaze soft core processor is used, and the system is implemented in a Xilinx FPGA. A suitable hardware architecture for image recognition has been proposed, and it is applied to a face recognition task. Data buses and higher level functions have been utilized in order to reduce the search space for the evolutionary algorithm. Experiments have been performed on the physical device, with software running in parallel with fitness computation in digital logic. Results show that the MicroBlaze system evolves at half the speed of a Pentium M system running at 17 times the FPGA clock frequency. The distinction of a certain face from others is performed at 94.9% accuracy. In addition, the possibilities for evolutionary adaptation over time are explored by introducing changes in the training set. The system shows ability to adapt to these changes","PeriodicalId":232693,"journal":{"name":"First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124825079","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 38

An Adaptive FPGA-Based Mechatronic Control System Supporting Partial Reconfiguration of Controller Functionalities 一种支持控制器功能部分重构的基于fpga的自适应机电控制系统

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.17

S. Toscher, T. Reinemann, R. Kasper

引用次数: 20

VLSI Design IP Protection: Solutions, New Challenges, and Opportunities VLSI设计知识产权保护:解决方案、新挑战和机遇

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.77

Lin Yuan, G. Qu, L. Ghouti, A. Bouridane

引用次数: 26

SW-HW Co-design and Fault Tolerant Implementation for the LRID Wireless Communication System LRID无线通信系统SW-HW协同设计与容错实现

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.68

S. Skoulaxinos

{"title":"SW-HW Co-design and Fault Tolerant Implementation for the LRID Wireless Communication System","authors":"S. Skoulaxinos","doi":"10.1109/AHS.2006.68","DOIUrl":"https://doi.org/10.1109/AHS.2006.68","url":null,"abstract":"This paper presents the development of a wireless communication system, the RF identification tag, built and tested in Heriot-Watt University, Edinburgh. The design flow commences in SPIN, a high level model-checking tool at present deployed towards the verification of safety critical software designs including NASA missions. The formally verified model of the application is then enhanced with software based monitoring architectures comparable with that applied in conventional firmware development such as the watchdog timer defending rational control related execution of the high level system representation. Following automated synthesis into hardware (HDL) with the aid of an ESL method, the generated RTL design can be further protected against increased levels of radiation and SEUs with the aid of the xTMR tool. It is claimed that a development route of this type promotes high levels of algorithmic testability and reliability attained via fault prevention means in the model checking process as well as multi-layered run-time monitoring and fault management strategies leveraging upon the design on the vertical implementation phase. The application developed in the proposed lifecycle and targeting the FPGA technology is finally tested under a lab emulated EMI scheme and system survivability is examined and quantified. Reliability is then estimated and analyzed in the CASRE tool (developed by JPL NASA)","PeriodicalId":232693,"journal":{"name":"First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127998943","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Generalized Disjunction Decomposition for the Evolution of Programmable Logic Array Structures 可编程逻辑阵列结构演化的广义析取分解

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.47

E. Stomeo, T. Kalganova, Cyrille Lambert

引用次数: 20

Routing in Wireless Sensor Networks Using Ant Colony Optimization 基于蚁群优化的无线传感器网络路由

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.63

S. Okdem, D. Karaboğa

引用次数: 134

A Novel Self-Organizing Hybrid Network Protocol for Wireless Sensor Networks 一种新的无线传感器网络自组织混合网络协议

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) Pub Date : 2006-06-15 DOI: 10.1109/AHS.2006.11

Jichuan Zhao, A. Erdogan

引用次数: 38