发布求助
文献互助 智能选刊 最新文献

Proceedings EURO-DAC '92: European Design Automation Conference最新文献

筛选
英文 中文
Synchronous design in VHDL VHDL中的同步设计
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246194
A. Debreil, P. Oddo
{"title":"Synchronous design in VHDL","authors":"A. Debreil, P. Oddo","doi":"10.1109/EURDAC.1992.246194","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246194","url":null,"abstract":"VHSIC hardware description language (VHDL) is a very rich and flexible language, which offers large possibilities in the simulation domain. The current state of the art of the formal proof technique does not enable handling all these possibilities. It applies only to synchronous descriptions. The author proposes definitions of the main object semantics to be used in a synchronous description. The resulting VHDL guidelines are described. These make up the bases of a VHDL subset suitable for formal proof and also for synthesis tools.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115503782","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Parallel algorithms for slicing based final placement 基于切片的最终定位并行算法
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246267
Henning Spruth, G. Sigl
{"title":"Parallel algorithms for slicing based final placement","authors":"Henning Spruth, G. Sigl","doi":"10.1109/EURDAC.1992.246267","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246267","url":null,"abstract":"The authors present parallel algorithms for solving the final placement problem of rectangular modules assuming predefined neighborhood relations, between the modules to be placed. By enumerating all arrangements (i.e. slicing structures) of local module subsets, optimum solutions are obtained. They are combined in a global evaluation step such that the local solutions fit well into the global arrangement. Increased size of the enumerated local subproblems leads to placements that are closer to a global optimum. The resulting higher computational demands can be met by using parallel computers that provide huge amounts of computing power and distributed memory. New algorithms are proposed for the enumeration on message-passing parallel computers. Experimental results show that significant speedups as well as better results can be achieved.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"52 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126800313","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Maximal reduction of lookup-table based FPGAs 最大限度地减少基于查找表的fpga
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246239
Kuang-Chien Chen, J. Cong
{"title":"Maximal reduction of lookup-table based FPGAs","authors":"Kuang-Chien Chen, J. Cong","doi":"10.1109/EURDAC.1992.246239","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246239","url":null,"abstract":"Field programmable gate array (FPGA) is an important VLSI technology. Many algorithms have been proposed for the synthesis of FPGAs, but most of them concern issues in technology-mapping. The authors present a new logic minimization algorithm MR (maximal reduction) for the minimization of FPGA networks using lookup-tables. Information is obtained on how to remove the lookup tables by using network resynthesis techniques. Order-independent and global optimal results are obtained by formulating the lookup-table minimization problem as a maximum independent set problem. Experimental results show that MR can significantly improve the designs obtained by existing FPGA synthesis algorithms.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125938000","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Locating logic design errors via test generation and don't-care propagation 通过测试生成和不关心传播来定位逻辑设计错误
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246202
S. Kuo
{"title":"Locating logic design errors via test generation and don't-care propagation","authors":"S. Kuo","doi":"10.1109/EURDAC.1992.246202","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246202","url":null,"abstract":"The author presents a new technique, the don't-care propagation method, for logic verification and design error location in a circuit. Test patterns for single stuck-line faults are used to compare the gate-level implementation of a circuit with its functional-level specification. In the presence of logic design errors, such a test set will produce responses in the implementation that disagree with the responses in the specification. In the verification phase of the design of logic circuits using the top-down approach, it is necessary not only to detect but also to locate the source of any inconsistency that may exist between the specification and the implementation. This technique can determine the region containing the error. It has very high resolution and reduces the debugging time by the designers. Extensive experimental results were obtained to demonstrate the effectiveness of the new approach.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"11 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126101275","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 41
An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraints 具有多个对称约束的模拟集成电路符号压缩的有效方法
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246250
E. Felt, E. Charbon, E. Malavasi, A. Sangiovanni-Vincentelli
{"title":"An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraints","authors":"E. Felt, E. Charbon, E. Malavasi, A. Sangiovanni-Vincentelli","doi":"10.1109/EURDAC.1992.246250","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246250","url":null,"abstract":"An efficient approach to the symbolic compaction of analog integrated circuits is presented. A fast graph-based algorithm performs a preliminary compaction taking into account a set of basic spacing constraints. The obtained configuration provides the starting point for a linear program, which optimizes the layout introducing multiple device and wire symmetry constraints. The efficiency and robustness of this technique allow the use of the compactor for very complex analog circuits with multiple symmetrics and other performance constraints.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124843162","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
Cellular scan test generation for sequential circuits 顺序电路的蜂窝扫描测试生成
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246316
C. Gloster, F. Brglez
{"title":"Cellular scan test generation for sequential circuits","authors":"C. Gloster, F. Brglez","doi":"10.1109/EURDAC.1992.246316","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246316","url":null,"abstract":"The authors re-examine the concept of test machine embedding and present a new test machine architecture: cellular scan. Unlike the traditional scan machine architecture, the cellular scan machine requires no scan-out pin. A dynamic scan test generation algorithm, DYNASTEE, is introduced. It reduces test sequence length when compared to existing static test generation algorithms for scan architectures. It is shown that test sequence length can be minimized further by re-ordering the scan chain.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124922101","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
The exact solution of timing verification 时间验证的精确解
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246253
E. Bolender, H. Lipp
{"title":"The exact solution of timing verification","authors":"E. Bolender, H. Lipp","doi":"10.1109/EURDAC.1992.246253","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246253","url":null,"abstract":"The authors describe a new method of timing verification that searches the longest sensitizable path of a combinationorial network. The algorithm is exact in the sense that an exhaustive simulation would produce the same result. The concept of robustness in the algorithm is included. The extension of the theory for edge dependent delays has been completed.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125208194","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A dynamic scheduling algorithm for the simulation of MOS and bipolar circuits using waveform relaxation 基于波形松弛的MOS和双极电路仿真的动态调度算法
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246209
W. Rissiek, W. John
{"title":"A dynamic scheduling algorithm for the simulation of MOS and bipolar circuits using waveform relaxation","authors":"W. Rissiek, W. John","doi":"10.1109/EURDAC.1992.246209","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246209","url":null,"abstract":"A new scheduling algorithm for waveform relaxation is presented. The algorithm is based on information about the circuit structure and the dynamic behavior of the circuit. As the new scheduling algorithm does not depend on the circuit technology, bipolar circuits can also be simulated using the waveform relaxation method. The examples presented show a speedup factor of two compared to other schedules. The reliability of the waveform relaxation method for the simulation of bipolar circuits is improved, too. In this context the dynamic overlapping algorithm results in a robust convergence, especially for bipolar circuits.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124497210","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Analysis of user requirements 用户需求分析
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246196
J. Rouillard
{"title":"Analysis of user requirements","authors":"J. Rouillard","doi":"10.1109/EURDAC.1992.246196","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246196","url":null,"abstract":"VHSIC hardware description language (VHDL) 1076 is an IEEE standard which is undergoing a restandardization process. The restandardization process has gone through several phases. The first was the collection and analysis of users' requirements. It is shown how the decision process works, both at an administrative and a technical level. The origins of the requirements and the classification of the analyzed requirements are shown. The question of analog requirements is explained. A paradigmatic controversial example is detailed (global variables), and a list of available documents is given.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115080185","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A generic software system for drift reliability optimization of VLSI circuits VLSI电路漂移可靠性优化的通用软件系统
Proceedings EURO-DAC '92: European Design Automation Conference Pub Date : 1992-11-01 DOI: 10.1109/EURDAC.1992.246325
Min Huang, M. Styblinski
{"title":"A generic software system for drift reliability optimization of VLSI circuits","authors":"Min Huang, M. Styblinski","doi":"10.1109/EURDAC.1992.246325","DOIUrl":"https://doi.org/10.1109/EURDAC.1992.246325","url":null,"abstract":"A generic software system called GOSSIPDR (generic optimization system for statistical improvement of performance) to perform DR (drift reliability) analysis and optimization is presented. This system was developed based on new DR analysis and optimization methodologies. Several useful system features and functions are described. Applications in VLSI circuit design are given, in which degradations due to hot electron effects are considered.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"620 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116456489","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信