发布求助
文献互助 智能选刊 最新文献

1990 Proceedings. International Conference on Wafer Scale Integration最新文献

筛选
英文 中文
A study of high density multilayer LSI 高密度多层LSI的研究
1990 Proceedings. International Conference on Wafer Scale Integration Pub Date : 1990-01-23 DOI: 10.1109/ICWSI.1990.63916
M. Matsunami, M. Koba, R. Miyake
{"title":"A study of high density multilayer LSI","authors":"M. Matsunami, M. Koba, R. Miyake","doi":"10.1109/ICWSI.1990.63916","DOIUrl":"https://doi.org/10.1109/ICWSI.1990.63916","url":null,"abstract":"Describes a new type of high density multilayer LSI chip which is made up of several piled chips. Prescribed interconnections on the conventional wafer, are fabricated first. Thin chips with through-holes (about the size of pad) are fixed to the available parts of the under-layer chip. Each chip is interconnected through the holes. As a result, the chips will be equivalent to a hybrid IC which has several chips. This model is equal to the large scale high density LSI, the multichip substrate system, and hybrid WSI (Wafer Scale Integration).<<ETX>>","PeriodicalId":206140,"journal":{"name":"1990 Proceedings. International Conference on Wafer Scale Integration","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-01-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114265587","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
WSI architecture for L-U decomposition: a radar array processor 用于L-U分解的WSI架构:一个雷达阵列处理器
1990 Proceedings. International Conference on Wafer Scale Integration Pub Date : 1990-01-23 DOI: 10.1109/ICWSI.1990.63889
V. Jain, D. Landis
{"title":"WSI architecture for L-U decomposition: a radar array processor","authors":"V. Jain, D. Landis","doi":"10.1109/ICWSI.1990.63889","DOIUrl":"https://doi.org/10.1109/ICWSI.1990.63889","url":null,"abstract":"Presents a wafer scale architecture for a radar array processor. The computation intensive block in this processor is the L-U decomposition block, which is amenable to reconfigurable wafer implementation. The authors' design employs only two types of cells thus facilitating restructuring through laser linking and cutting. Details of these cells are presented as is the mapping of the algorithm to a systolic array architecture. In particular, the authors discuss the internal switches and multiplexers of the multiply-accumulate cell, and the external switches. Also described is the fast reciprocal cell which is expressly developed for this radar processor. Finally, the reconfiguration strategy is discussed.<<ETX>>","PeriodicalId":206140,"journal":{"name":"1990 Proceedings. International Conference on Wafer Scale Integration","volume":"45 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-01-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115118890","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信