{"title":"A Technology Independent MOS Multiplier Generator","authors":"Kung-chao Chu, Ramautar Sharma","doi":"10.1109/DAC.1984.1585779","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585779","url":null,"abstract":"A layout generator for technology independent implementation of the MOS multiplier is described. The modified Booth's algorithm with a structured floor plan has been used. The layout has been optimized and described as a program in a high level layout language. The fabrication process related information is maintained in a separate technology database that is coupled with the layout program at the time of execution to generate the mask data. The user can choose from a variety of architectures for speed, area, and power trade-off's. The user can also specify geometric and electrical constraints tailored to his system specification.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123585084","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Functional Design Verification by Multi-Level Simulation","authors":"Kit Tham, Robert Willoner, David Wimp","doi":"10.1109/DAC.1984.1585840","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585840","url":null,"abstract":"This paper introduces Intel's functional CAD design environment and methodology. The generation of an accurate behavioral model for use in systems design validation and for comparisons with lower-level components is described. The need for both an RTL and a schematics simulator in Intel's hierarchical design methodology is explained. Finally, the paper shows how these two simulators have been linked together in two ways for two different purposes: for RTL-schematics verification, and for very large logic simulation runs.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114801612","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"The Channel Expansion Problem in Layout Design","authors":"Rachel R. Chen, Y. Kajitani","doi":"10.1109/DAC.1984.1585826","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585826","url":null,"abstract":"In order to develop an efficient method of routing channels in the layout design process, an algorithm which solves the channel expansion problem is presented. This algorithm guarantees the minimum number of rerouted channels with respect to a single channel in a given placement. In addition, examples are given to illustrate various aspects of the algorithm.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"103 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124185864","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A Model for Non Interpreted Structures of Logical Systems","authors":"R. Alali, C. Durante, J. Mercier","doi":"10.1109/DAC.1984.1585804","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585804","url":null,"abstract":"This paper presents a model for non interpreted structures of logical systems, i.e., structures in which neither the type of transformations nor the contents of informations are specified. Systems structures are modelled by a set of Primitive Functional Entities (PFE), while informations are represented by dynamic entities called Information Flow Entity (IFE). To compensate the role of information contents, two subjectivity attributes are associated with each IFE. An application example is given to show how the above concepts are used.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126456342","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Ergonomic Studies in Computer Aided Design","authors":"G. Heiden, E. Grandjean","doi":"10.1080/01449298408901765","DOIUrl":"https://doi.org/10.1080/01449298408901765","url":null,"abstract":"Although there is a large amount of research publications available on the ergonomics of Visual Display Terminals, only few authors applied human factors' thoughts in a CAD-environment. This paper describes the results of an ergonomic survey on interactive graphics workstations. Starting from an analysis of specific characteristics of CAD-operation, areas of improvement in workstation design can be deduced.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"88 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132636321","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Commercial Gate Array Physical Design Automation Packages","authors":"F. Hinchliffe","doi":"10.1109/DAC.1984.1585825","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585825","url":null,"abstract":"Integrated circuit design automation, too, has grown apace. Dataquest(2) estimates that the total CAD/CAM market, including design automation tools and integrated workstations, will grow at a cc~ound annual rate of 40% through 1986. Recently, data capture and simulation (computer aided engineering or CAE) applications have contributed most to that growth, especially in the form of integrated workstations.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115872868","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Workshop: Silicon Compilers and Expert Systems for VLSI","authors":"D. Gajski","doi":"10.1109/DAC.1984.1585870","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585870","url":null,"abstract":"","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134427941","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"The Icewater Language and Interpreter","authors":"P. A. D. Powell, M. Elmasry","doi":"10.1109/DAC.1984.1585780","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585780","url":null,"abstract":"A symbolic circuit design language for describing the topology and topography of a VLSI design in a simple and hierarchical manner is described. The language was intended to provide a simple manner of structuring a VLSI design, based on the Mead and Conway design methodology. Cells may be constructed from other cells and technology specific devices. Terminals for interconnecting cells are explicitly named, and may be accessed in a symbolic fashion from the language. The restriction of methods of interconnecting cells to simple abutment and specific wiring provides a simple and clear method of maintaining the connectivity of the design. The methodology proposed obviates the need for overly complex geometrical design rules. Other tools will provide design compaction, mask generation, and circuit extraction using a technology specific database and the design description.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133220245","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"A Technology Independent Block Extraction Algorithm","authors":"F. Luellau, T. Hoepken, E. Barke","doi":"10.1109/DAC.1984.1585862","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585862","url":null,"abstract":"Functional block extraction is a useful tool for layout verification of integrated circuits. In particular, it facilitates the network comparison problem by transfering it to a higher level of hierarchy. This paper describes a computer program called BLEX (Block Extractor), which is able to extract any given circuit block, e.g., gates, flip-flops, memory cells, differential amplifiers, darlington circuits etc., from a SPICE-like network description. The algorithm is fully technology independent. The size of the blocks is not subject to any restrictions. Descriptions of the functional blocks having the same format as the network description are supplied by the user. The circuit to be examined results usually from a preceding circuit extraction. The extractor and BLEX are part of the layout verification system ALAS (A Layout Analysis System).","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"77 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124312695","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Design Transaction Management","authors":"R. Katz, S. Weiss","doi":"10.1109/DAC.1984.1585884","DOIUrl":"https://doi.org/10.1109/DAC.1984.1585884","url":null,"abstract":"A design transaction is a sequence of operations mapping a consistent version of an object into a new version. We describe a mechanism, based on version checkout and change files, that supports controlled sharing and is resilient to crashes in a network of workstations and database servers.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122231782","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
求助内容：
应助结果提醒方式：