发布求助

文献互助智能选刊最新文献

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)最新文献

筛选

英文中文

Simple Single Particle Model for Interpreting Fast Charge Results in Intercalation Batteries 解释插层电池快速充电结果的简单单粒子模型

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268676

J. Villanueva, S. Rodríguez-Bolívar, L. Parrilla, César Fiñana

引用次数: 0

A Design Space Exploration for Heart Rate Variability in a Wearable Smart Device 可穿戴智能设备中心率变异性的设计空间探索

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268628

J. A. Miranda, M. F. Canabal, L. Gutiérrez-Martín, J. M. Lanza-Gutiérrez, C. López-Ongil

{"title":"A Design Space Exploration for Heart Rate Variability in a Wearable Smart Device","authors":"J. A. Miranda, M. F. Canabal, L. Gutiérrez-Martín, J. M. Lanza-Gutiérrez, C. López-Ongil","doi":"10.1109/DCIS51330.2020.9268628","DOIUrl":"https://doi.org/10.1109/DCIS51330.2020.9268628","url":null,"abstract":"The combination of smart sensors and affective computing capabilities in wearable devices enables future technological integration horizons for high added value applications. Among the usual information considered in the field of affective computing, those based on physiology have gained special attention in recent years, since it is related to the autonomic nervous system (ANS), which is responsible for physiological regulation for stress and relaxed situations. One usual physiological metric is heart rate variability (HRV), from which information related to ANS activation can be extracted. The analog front end circuitry for physiological smart sensors is facing a revolution including not only signal conditioning but signal processing capabilities as well. However, despite the efficiency offered by the sensors, an exhaustive design space exploration (DSE) for every sensor involved within the system is recommended to maximize the embedded resource usage. This paper presents a detailed DSE for every stage involved in an HRV based wearable affective computing device developed by the authors. Different signal processing elements are implemented, resulting in a collection of recommendations based on particular wearable applications needs, such as inference time and accuracy of useful affective information extracted. A particular continuous rapid inference use case by considering the DSE recommendations is implemented. This application reaches adequate precision for detecting stress by using only four second temporal processing window.","PeriodicalId":186963,"journal":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133298199","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

Design of a SoC Architecture for the Edge Computing of NILM Techniques 面向NILM边缘计算技术的SoC架构设计

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268626

Álvaro Hernández, Rubén Nieto, David Fuentes, J. Ureña

{"title":"Design of a SoC Architecture for the Edge Computing of NILM Techniques","authors":"Álvaro Hernández, Rubén Nieto, David Fuentes, J. Ureña","doi":"10.1109/DCIS51330.2020.9268626","DOIUrl":"https://doi.org/10.1109/DCIS51330.2020.9268626","url":null,"abstract":"In recent years the development and deployment of commercial Smart Meters in most households in developed countries have spread the appearance of certain applications and methods, mainly related to the fields of Smart Grids and Internet of Things, where Non-Intrusive Load Monitoring (NILM) is one of the most well-known. It takes advantage of the capability of Smart Meters to acquire the electrical signals of a household or building in real time, in order to implement a set of techniques oriented to disaggregate the power consumption, according to the different electrical loads plugged in the facility. Previous works are often based on a cloud-computing approach, where samples are transferred straightforwardly from the local meter to the cloud for further analysis. This implies that the sampling rates are low in order to keep the required bandwidth reduced, thus constraining the final performance achieved in the load identification. This work presents the design of a System-on-Chip (SoC) architecture based on a Field-Programmable Gate Array (FPGA) device that can be installed locally at the input of the electrical installation from a house or building. It is able to manage data rates at high sampling frequencies and to implement in real time those algorithms proposed for the electrical signal processing and load classification. Experimental results have preliminary validated the proposed architecture.","PeriodicalId":186963,"journal":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130669684","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

Developing an AI IoT application with open software on a RISC-V SoC 在RISC-V SoC上使用开放软件开发AI物联网应用程序

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268645

Enrique Torres-Sánchez, Jesús Alastruey-Benedé, Enrique F. Torres Moreno

{"title":"Developing an AI IoT application with open software on a RISC-V SoC","authors":"Enrique Torres-Sánchez, Jesús Alastruey-Benedé, Enrique F. Torres Moreno","doi":"10.1109/DCIS51330.2020.9268645","DOIUrl":"https://doi.org/10.1109/DCIS51330.2020.9268645","url":null,"abstract":"RISC-V is an emergent architecture that is gaining strength in low-power IoT applications. The stabilization of the architectural extensions and the start of commercialization of RISC-V based SOCs, like the Kendryte K210, raises the question of whether this open standard will facilitate the development of applications in specific markets or not.In this paper we evaluate the development environments, the toolchain, the debugging processes related to the Sipeed MAIX Go development board, as well as the standalone SDK and the Micropython port for the Kendryte K210. The training pipeline for the built-in convolutional neural network accelerator, with support for Tiny YOLO v2, has also been studied. In order to evaluate all the above aspects in depth, two low-cost, low-power, IoT edge applications based on AI have been developed. The first one is capable of recognizing movement in a house and autonomously identify whether it was caused by a human or by a house pet, like for example a dog or a cat. In the context of the current COVID-19 pandemic, the second application is capable of labeling whether a pedestrian is wearing a face mask or not, doing real-time object recognition at a mean rate of 13 FPS. Throughout the process, we can conclude that, despite the potential of the hardware and its excellent performance/cost ratio, the documentation for developers is scarce, the development environments are in low maturity levels, and the debugging processes are sometimes nonexistent.","PeriodicalId":186963,"journal":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116997352","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

A metamodel-based adaptive sampling approach for efficient failure region characterization of integrated circuits 基于元模型的自适应采样方法在集成电路失效区域的有效表征

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268659

Ingrid Kovacs, M. Topa, Monica Ene, Andi Buzo, G. Pelz

引用次数: 3

Microarchitectural Isolation Guarantees Through Execution Based Signatures 通过基于执行的签名保证微架构隔离

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268660

Samira Briongos, P. Malagón, Jose M. Moya, T. Eisenbarth

{"title":"Microarchitectural Isolation Guarantees Through Execution Based Signatures","authors":"Samira Briongos, P. Malagón, Jose M. Moya, T. Eisenbarth","doi":"10.1109/DCIS51330.2020.9268660","DOIUrl":"https://doi.org/10.1109/DCIS51330.2020.9268660","url":null,"abstract":"Trusted Execution Environments (TEEs) aim to provide integrity and confidentiality guarantees to certain computations irrespective of the state of the rest of the system. That is, they protect Trusted Applications (TAs) even if the Operating System or the hypervisor are compromised. The TEE runs in parallel with the OS and leverages a set of hardware and software components to create such an isolated environment. However, this isolation can be broken by exploiting microarchitectural side-channels. The state of the shared components of multi-core processors depends on the actual processes being executed, and as a result, some information is leaked from one process to any other running in the same processor. This leakage completely breaks the confidentiality guarantees that TEEs promise. The only way to completely avoid the leakage is to avoid the share of resources, but this is nearly impossible to achieve without a huge degradation in the performance of the processor. Assuming that it is possible that the leakage exists, and the attacker only can get information from the observable microarchitectural state, we propose to monitor the hardware resources to detect the microarchitectural state changes caused by the attacks. To this end, we have implemented a hardware module that compares at runtime pre-stored microarchitectural execution signatures of each enclave, with the actual execution trace, and triggers an alarm when it detects significant variation.","PeriodicalId":186963,"journal":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130112899","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Hyperspectral Imaging for Major Neurocognitive Disorder Detection in Plasma Samples 血浆样品中主要神经认知障碍检测的高光谱成像

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268625

Raquel León, Beatriz Martínez-Vega, H. Fabelo, S. Ortega, G. Callicó, Francisco Balea-Fernández, C. B. Sieyro

引用次数: 0

Round-off noise estimation of fixed-point algorithms using Modified Affine Arithmetic and Legendre Polynomials 基于修正仿射算法和勒让德多项式的不动点算法的舍入噪声估计

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268668

Luis Esteban, J. A. Martín, A. Regadío

引用次数: 0

On Structured Design Space Exploration for Mapping of Quantum Algorithms 面向量子算法映射的结构化设计空间探索

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/DCIS51330.2020.9268670

Medina Bandic, Hossein Zarein, E. Alarcón, C. G. Almudever

{"title":"On Structured Design Space Exploration for Mapping of Quantum Algorithms","authors":"Medina Bandic, Hossein Zarein, E. Alarcón, C. G. Almudever","doi":"10.1109/DCIS51330.2020.9268670","DOIUrl":"https://doi.org/10.1109/DCIS51330.2020.9268670","url":null,"abstract":"Quantum algorithms can be expressed as quantum circuits when the circuit model of computation is adopted. Such a circuit description is usually hardware-agnostic, that is, it does not consider the limitations that the quantum hardware might have. In order to make quantum algorithms executable on quantum devices they need to comply to their constraints, which mainly affect the parallelism of quantum operations and the possible interactions between the qubits. The process of adapting a quantum circuit to meet the quantum chip restrictions is known as mapping. The resulting circuit usually has a higher number of gates and depth, decreasing the algorithm's reliability. Different mapping solutions have been already proposed. Most of them are meant for a specific quantum processor and differ in methodology, approach and features. In addition, they are usually only compared in terms of added gates, circuit depth and compilation time. No thorough comparative analysis of the different mapping solutions performance and features has been performed so far.In this paper, we propose to apply structured design space exploration (DSE) methodologies to the mapping procedures. This will allow not only to have a more in depth and structured analysis of their performance but also to identify what features are key and worth to implement. By using DSE we will be able to: i) determine in what regimes some mapping solutions outperform others; ii) derive optimal mapping strategies for specific quantum algorithms and quantum processors; and iii) perform an scalability analysis. In addition, DSE techniques cannot only be applied to the mapping layer that is key for bridging quantum applications to quantum devices, but also to the full-stack quantum computing system allowing for its crosslayer co-design.","PeriodicalId":186963,"journal":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"668 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122622249","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 9

DCIS 2020 TOC

2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS) Pub Date : 2020-11-18 DOI: 10.1109/dcis51330.2020.9268657

引用次数: 0

首页上一页

6
7

下一页尾页

联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1

京公网安备 11010802042870号

Book学术文献互助

Book学术文献互助群
群号：604180095

Book学术官方微信