发布求助
文献互助 智能选刊 最新文献

IEEE International SOC Conference, 2004. Proceedings.最新文献

筛选
英文 中文
Extended dynamic voltage scaling for low power design 扩展动态电压缩放低功耗设计
IEEE International SOC Conference, 2004. Proceedings. Pub Date : 2004-09-12 DOI: 10.1109/SOCC.2004.1362475
Bo Zhai, D. Blaauw, D. Sylvester, K. Flautner
{"title":"Extended dynamic voltage scaling for low power design","authors":"Bo Zhai, D. Blaauw, D. Sylvester, K. Flautner","doi":"10.1109/SOCC.2004.1362475","DOIUrl":"https://doi.org/10.1109/SOCC.2004.1362475","url":null,"abstract":"Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum V/sub dd/. However, it is possible to construct designs that operate over a much larger voltage range: from full Vdd to subthreshold voltages. This possibility raises the question of whether a larger voltage range improves the energy efficiency of DVS. First, from a theoretical point of view, we show that for subthreshold supply voltages leakage energy becomes dominant, making \"just in time completion\" energy inefficient. We derive an analytical model for the minimum energy optimal voltage and study its trends with technology scaling. Second, we compare several different low-power approaches including MTCMOS, standard DVS and extended DVS to subthreshold operation. Study of real applications on commercial processor shows that extended DVS has the best energy efficiency. Therefore, we conclude that extending the voltage range below V/sub dd//2 will improve the energy efficiency for most processor designs.","PeriodicalId":184894,"journal":{"name":"IEEE International SOC Conference, 2004. Proceedings.","volume":"64 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-09-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132122124","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A virtual channel router for on-chip networks 用于片上网络的虚拟通道路由器
IEEE International SOC Conference, 2004. Proceedings. Pub Date : 2004-07-01 DOI: 10.1109/SOCC.2004.1362438
N. Kavaldjiev, G. Smit, P. Jansen
{"title":"A virtual channel router for on-chip networks","authors":"N. Kavaldjiev, G. Smit, P. Jansen","doi":"10.1109/SOCC.2004.1362438","DOIUrl":"https://doi.org/10.1109/SOCC.2004.1362438","url":null,"abstract":"This paper proposes an architecture of a virtual channel router for an on-chip network. The router has simple dynamic arbitration which is deterministic and fair. We show that the size of the proposed router is reduced by 49% and the speed increases 1.4 times compared to a conventional virtual channel router.","PeriodicalId":184894,"journal":{"name":"IEEE International SOC Conference, 2004. Proceedings.","volume":"62 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128905760","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 93
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信