2013 IEEE 43rd International Symposium on Multiple-Valued Logic最新文献_第5页

Spectral Response of Ternary Logic Netlists 三元逻辑网表的频谱响应

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.52

M. Thornton, T. Manikas

引用次数: 3

Comparing Performance of a Multiple-Valued Time-Based Serial Data Link with Other Serial Links 多值时序串行数据链路与其他串行链路的性能比较

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.19

M. Rashdan, J. Haslett

引用次数: 2

Debugging of Reversible Circuits Using pDDs 用pdd调试可逆电路

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.22

Laura Tague, Mathias Soeken, S. Minato, R. Drechsler

引用次数: 5

Expandable MVL Inverter Compatible with Standard CMOS Process and Its Application to MVL Hysteresis Comparator 兼容标准CMOS工艺的可扩展MVL逆变器及其在MVL滞回比较器上的应用

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.27

A. A. Mannan, K. Tanno, H. Tamura, Takako Toyama, A. Darmawansyah

引用次数: 2

Synthesis of Reversible Circuits Based on Products of Exclusive OR Sums 基于异或和积的可逆电路综合

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.54

Ben Schaeffer, Linh Tran, Addison Gronquist, M. Perkowski, P. Kerntopf

引用次数: 6

On Selection of Intraocular Power Formula Using Support Vector Machines and Genetic Algorithm 基于支持向量机和遗传算法的眼内度数公式选择

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.44

N. Kamiura, Tomoya Fukuda, A. Saitoh, T. Isokawa, N. Matsui, Hitoshi Tabuchi

{"title":"On Selection of Intraocular Power Formula Using Support Vector Machines and Genetic Algorithm","authors":"N. Kamiura, Tomoya Fukuda, A. Saitoh, T. Isokawa, N. Matsui, Hitoshi Tabuchi","doi":"10.1109/ISMVL.2013.44","DOIUrl":"https://doi.org/10.1109/ISMVL.2013.44","url":null,"abstract":"In this paper, selection of formulas to calculate intraocular lens (IOL) power is presented for a cataract patient, using support vector machines (SVM's) and genetic algorithm (GA). Each of the used data belongs to one of the three classes specified by names of the power formulas. The proposed method addresses the formula selection as the issue of classifying the data associated with the patient. The formulas have variables into which values of axial length and corneal refractive power are substituted, and hence each of the data has elements associated with them. Other elements probably useful in classifying the data are determined by GA. The final discrimination model is constructed by SVM learning using the above data. It consists of three coordinate spaces having two regions corresponding to two formulas out of three. Each of the spaces provides a potential solution. The formula to be used for some patient is specified by a majority of the potential solutions. The experimental results establish that the proposed method achieves the substantial percentage of concordance for the classification.","PeriodicalId":124947,"journal":{"name":"2013 IEEE 43rd International Symposium on Multiple-Valued Logic","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134372772","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

On Hyper Co-Clones 关于超级共克隆

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.42

Jelena Colic, Hajime Machida, J. Pantović

引用次数: 4

Lowering Error Floors in Stochastic Decoding of LDPC Codes Based on Wire-Delay Dependent Asynchronous Updating 基于线延迟相关异步更新降低LDPC码随机译码中的错误层数

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.35

N. Onizawa, W. Gross, T. Hanyu, V. Gaudet

{"title":"Lowering Error Floors in Stochastic Decoding of LDPC Codes Based on Wire-Delay Dependent Asynchronous Updating","authors":"N. Onizawa, W. Gross, T. Hanyu, V. Gaudet","doi":"10.1109/ISMVL.2013.35","DOIUrl":"https://doi.org/10.1109/ISMVL.2013.35","url":null,"abstract":"Stochastic decoding provides ultra-low-complexity hardware for high-throughput parallel low-density parity-check (LDPC) decoders. Asynchronous stochastic decoding was pro- posed to demonstrate the possibility of low power dissipation and high throughput in stochastic decoders, but decoding might stop before convergence due to \"lock-up\", causing error floors. In this paper, we introduce wire-delay dependent asynchronous stochastic decoding to reduce the error floors. Instead of assigning the same delay to all computation nodes in the previous work, different computation delay is assigned to each computation node depending on its wire length. The variation of update timing increases switching activities to decrease the possibility of the \"lock-up\", lowering the error floors. BER performance using a regular (1024, 512) (3, 6) LDPC code is simulated based on our timing model that has computation and wire delays estimated under ASPLA 90nm CMOS technology. It is demonstrated that the proposed asynchronous decoder achieves an up to 0.25-dB gain compared with that of the synchronous and the conventional asynchronous decoders.","PeriodicalId":124947,"journal":{"name":"2013 IEEE 43rd International Symposium on Multiple-Valued Logic","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129436795","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 8

Analysis of Reversible and Quantum Finite State Machines Using Homing, Synchronizing and Distinguishing Input Sequences 基于归向、同步和区分输入序列的可逆和量子有限状态机分析

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.15

M. Lukac, M. Kameyama, M. Perkowski, P. Kerntopf

引用次数: 1

Design and Evaluation of a Differential Switching Gate for Low-Voltage Applications 低压差动开关门的设计与评价

2013 IEEE 43rd International Symposium on Multiple-Valued Logic Pub Date : 2013-05-22 DOI: 10.1109/ISMVL.2013.23

M. Natsui, Kiyohiro Kashiuchi, T. Hanyu

引用次数: 1