{"title":"SystemC/TLM flow for SoC design and verification","authors":"M. Soto, J. A. Rodriguez, P. Fillottrani","doi":"10.1109/EAMTA.2015.7237376","DOIUrl":"https://doi.org/10.1109/EAMTA.2015.7237376","url":null,"abstract":"As systems grow in complexity, their verification becomes a bottleneck on the design flow. In this paper we propose a top-down methodology to perform the complete flow from specifications to Register Transfer Level (RTL). Different abstraction levels such as Transaction Level Modeling (TLM) allows early system verification (with simulation or formal methods), reducing the risk of long redesign cycles. The methodology is validated by showing a case study.","PeriodicalId":101792,"journal":{"name":"2015 Argentine School of Micro-Nanoelectronics, Technology and Applications (EAMTA)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124941119","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}