Proceedings of the Twentieth International Symposium on Multiple-Valued Logic最新文献_第6页

Design of a high-density multiple-valued content-addressable memory based on floating-gate MOS devices 基于浮栅MOS器件的高密度多值内容可寻址存储器设计

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic Pub Date : 1990-05-23 DOI: 10.1109/ISMVL.1990.122586

T. Hanyu, T. Higuchi

引用次数: 3

4-valued BiCMOS circuits for the transmission system of a massively parallel architecture 用于大规模并行结构传输系统的4值BiCMOS电路

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic Pub Date : 1990-05-23 DOI: 10.1109/ISMVL.1990.122646

D. Etiemble, C. Chanussot, V. Néri

{"title":"4-valued BiCMOS circuits for the transmission system of a massively parallel architecture","authors":"D. Etiemble, C. Chanussot, V. Néri","doi":"10.1109/ISMVL.1990.122646","DOIUrl":"https://doi.org/10.1109/ISMVL.1990.122646","url":null,"abstract":"Two versions of four-valued encoder and decoder circuits using a BiCMOS technology are presented. A comparison is made of the performance of CMOS-only and BiCMOS versions of these circuits. Such circuits are intended for use in a four-valued transmission system in the 3D interconnection network of a massively parallel architecture. The main difference in performance between the two versions comes from the use of BiCMOS encoder circuits. As expected, the bipolar transistor that is used gives a significant reduction in chip area (from 20500 lambda /sup 2/ to 11300 lambda /sup 2/). For the entire transmission path, the BiCMOS version has an equivalent propagation delay for the evaluation phase and an improved delay for the precharge phase (3.8 ns instead of 13.2 ns). The total active chip area is reduced by 28%. The advantage of the BiCMOS encoder circuit comes from the decoupling of the process of generation of the four different levels realized by the MOS transistors and that of driving the high-capacitance load. BiCMOS technologies give new circuitry perspectives for four-valued off-chip transmission.<<ETX>>","PeriodicalId":433001,"journal":{"name":"Proceedings of the Twentieth International Symposium on Multiple-Valued Logic","volume":"30 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126007071","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

A new CMOS gate-the balanced gate-for detecting physical failures 一种新的CMOS门-平衡门-用于检测物理故障

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic Pub Date : 1990-05-23 DOI: 10.1109/ISMVL.1990.122588

O. E. Katter, H. M. Razavi

引用次数: 3

A six-valued logic for representing incomplete knowledge 表示不完全知识的六值逻辑

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic Pub Date : 1990-05-23 DOI: 10.1109/ISMVL.1990.122605

O. N. Garcia, M. Moussavi

引用次数: 29

A comparative analysis of multiplexer techniques for the minimization of function cost using the costtable approach (for costtable read cost-table) 使用成本表方法对功能成本最小化的多路复用器技术进行比较分析(用于成本表读取成本表)

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic Pub Date : 1990-05-01 DOI: 10.1109/ISMVL.1990.122635

J. T. Butler, H. Kerkhoff, S. Onneweer

引用次数: 3

Bio-algebras

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic Pub Date : 1900-01-01 DOI: 10.1109/ISMVL.1990.122592

C. Reischer, D. Simovici

引用次数: 12