International Workshop on Power and Timing Modeling, Optimization and Simulation最新文献

筛选
英文 中文
An On-Chip Flip-Flop Characterization Circuit 片上触发器特性电路
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_5
A. Jain, A. Veggetti, D. Crippa, P. Rolandi
{"title":"An On-Chip Flip-Flop Characterization Circuit","authors":"A. Jain, A. Veggetti, D. Crippa, P. Rolandi","doi":"10.1007/978-3-642-17752-1_5","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_5","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132420608","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A Low-Voltage Log-Domain Integrator Using MOSFET in Weak Inversion 基于MOSFET的弱反转低压对数域积分器
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_6
L. Ramezani
{"title":"A Low-Voltage Log-Domain Integrator Using MOSFET in Weak Inversion","authors":"L. Ramezani","doi":"10.1007/978-3-642-17752-1_6","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_6","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130172165","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Modeling Time Domain Magnetic Emissions of ICs 集成电路的时域磁发射建模
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_24
Victor Lomné, P. Maurine, L. Torres, T. Ordas, M. Lisart, Jérome Toublanc
{"title":"Modeling Time Domain Magnetic Emissions of ICs","authors":"Victor Lomné, P. Maurine, L. Torres, T. Ordas, M. Lisart, Jérome Toublanc","doi":"10.1007/978-3-642-17752-1_24","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_24","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131385739","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
A Power-Aware Online Scheduling Algorithm for Streaming Applications in Embedded MPSoC 嵌入式MPSoC中流应用的功耗感知在线调度算法
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_1
Tanguy Sassolas, N. Ventroux, N. Boudouani, G. Blanc
{"title":"A Power-Aware Online Scheduling Algorithm for Streaming Applications in Embedded MPSoC","authors":"Tanguy Sassolas, N. Ventroux, N. Boudouani, G. Blanc","doi":"10.1007/978-3-642-17752-1_1","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_1","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126838609","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
ASTEC: Asynchronous Technology for Low Power and Secured Embedded Systems 低功耗和安全嵌入式系统的异步技术
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_28
M. Renaudin
{"title":"ASTEC: Asynchronous Technology for Low Power and Secured Embedded Systems","authors":"M. Renaudin","doi":"10.1007/978-3-642-17752-1_28","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_28","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125600661","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
L1 Data Cache Power Reduction Using a Forwarding Predictor 使用转发预测器降低L1数据缓存功率
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_12
P. Carazo, Rubén Apolloni, Fernando Castro, D. Chaver, L. Piñuel, F. Tirado
{"title":"L1 Data Cache Power Reduction Using a Forwarding Predictor","authors":"P. Carazo, Rubén Apolloni, Fernando Castro, D. Chaver, L. Piñuel, F. Tirado","doi":"10.1007/978-3-642-17752-1_12","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_12","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"57 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114770669","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
Residue Arithmetic for Designing Low-Power Multiply-Add Units 设计低功耗乘加单元的残数算法
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_4
I. Kouretas, Vassilis Paliouras
{"title":"Residue Arithmetic for Designing Low-Power Multiply-Add Units","authors":"I. Kouretas, Vassilis Paliouras","doi":"10.1007/978-3-642-17752-1_4","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_4","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"144 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122048399","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Hermes-A - An Asynchronous NoC Router with Distributed Routing 基于分布式路由的异步NoC路由器
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2010-09-07 DOI: 10.1007/978-3-642-17752-1_15
Julian J. H. Pontes, Matheus T. Moreira, F. Moraes, Ney Laert Vilar Calazans
{"title":"Hermes-A - An Asynchronous NoC Router with Distributed Routing","authors":"Julian J. H. Pontes, Matheus T. Moreira, F. Moraes, Ney Laert Vilar Calazans","doi":"10.1007/978-3-642-17752-1_15","DOIUrl":"https://doi.org/10.1007/978-3-642-17752-1_15","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"98 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133138535","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 22
SystemC AMS Extensions: New Language - New Methods - New Applications SystemC AMS扩展:新语言-新方法-新应用
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2009-09-09 DOI: 10.1007/978-3-642-11802-9_4
M. Barnasconi, Markus Damm, K. Einwich
{"title":"SystemC AMS Extensions: New Language - New Methods - New Applications","authors":"M. Barnasconi, Markus Damm, K. Einwich","doi":"10.1007/978-3-642-11802-9_4","DOIUrl":"https://doi.org/10.1007/978-3-642-11802-9_4","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-09-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127277008","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Crosstalk in High-Performance Asynchronous Designs 高性能异步设计中的串扰
International Workshop on Power and Timing Modeling, Optimization and Simulation Pub Date : 2009-09-09 DOI: 10.1007/978-3-642-11802-9_18
Ritej Bachhawat, P. Golani, P. Beerel
{"title":"Crosstalk in High-Performance Asynchronous Designs","authors":"Ritej Bachhawat, P. Golani, P. Beerel","doi":"10.1007/978-3-642-11802-9_18","DOIUrl":"https://doi.org/10.1007/978-3-642-11802-9_18","url":null,"abstract":"","PeriodicalId":428747,"journal":{"name":"International Workshop on Power and Timing Modeling, Optimization and Simulation","volume":"38 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-09-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125547746","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信