[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21最新文献_第3页

The Proposal Of A Computing Model For Prototypes Of Microprogrammed Machines Solving Complex Problems 解决复杂问题的微程序机原型计算模型的提出

[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21 Pub Date : 1988-01-03 DOI: 10.1109/MICRO.1988.639273

E. Binaghi, G. Pasi, G. Sechi

引用次数: 1

Efficient Macro-code Emulation In Hardwired Pipelined Processors 硬连线流水线处理器中高效宏代码仿真

[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21 Pub Date : 1988-01-03 DOI: 10.1109/MICRO.1988.639261

J. M. Mulder, Robert J. Portier, A. Srivastava, R. I. Velt

{"title":"Efficient Macro-code Emulation In Hardwired Pipelined Processors","authors":"J. M. Mulder, Robert J. Portier, A. Srivastava, R. I. Velt","doi":"10.1109/MICRO.1988.639261","DOIUrl":"https://doi.org/10.1109/MICRO.1988.639261","url":null,"abstract":"Traditionally microcoded computers have been the ideal machines for implementing scalable architectures. These machines easily implement application-specific functionality in microcode and they allow architecturally transparent variation of cost/performance by trading off application code, microcode, and hardware. In contrast, hardwired machines are intrinsically incapable of implementing scalability, because they only implement a single level of interpretation. Recent RISC designs have introduced architectural features which partly resolve the scalability issues. They implement architectural openendness to allow application-specific functionality to be added to the architecture (by means of coprocessors and special function units). Additionally they define functions which, depending on application, cost, and performance, can be implemented in hardware or, by means of emulation, in software.\u0000Although identical from an abstract point of view, scalability by means of microprogramming and by means of emulation on a hardwired machine is significantly different. This paper describes the emulation facility provided in SCARCE (SCalable ARChitecture Experiment), a streamlined architecture specifically designed for a wide range of embedded applications, requiring high performance. While architecturally transparent, this emulation facility operates with little overhead (8 cycles), adds three control registers, and is always interruptible. By increasing the hardware investment, the overhead could be decreased to 4 cycles per trap.","PeriodicalId":378625,"journal":{"name":"[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1988-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130506871","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Design Of A Testable Risc-to-cisc Control Architecture 一种可测试的Risc-to-cisc控制体系结构设计

[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21 Pub Date : 1988-01-03 DOI: 10.1109/MICRO.1988.639254

Y. Malaiya, Sheng Feng

引用次数: 3

A Microcode Real-time Executive For Numeric Support Nodes Distributed Within Embedded Networks 嵌入式网络中分布的数字支持节点的微码实时执行器

[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21 Pub Date : 1900-01-01 DOI: 10.1145/62504.62532

J. Bondi

引用次数: 1

Data-flow Driven Resource Allocation In A Retargetable Microcode Compiler 可重定向微码编译器中数据流驱动的资源分配

[1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21 Pub Date : 1900-01-01 DOI: 10.1145/62504.62674

H. Feuerhahn

引用次数: 5