2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools最新文献_第10页

A Markov Model for Low-Power High-Fidelity Design-Space Exploration 低功耗高保真设计空间探索的马尔可夫模型

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools Pub Date : 2010-09-01 DOI: 10.1109/DSD.2010.47

Jing Cao, A. Nymeyer

引用次数: 2

Exploration of Network Alternatives for Middleware-centric Embedded System Design 以中间件为中心的嵌入式系统设计的网络选择探索

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools Pub Date : 2010-09-01 DOI: 10.1109/DSD.2010.83

F. Fummi, G. Perbellini, D. Quaglia, R. Trenti

引用次数: 1

A Fast Analytical Approach to Multi-cycle Soft Error Rate Estimation of Sequential Circuits 顺序电路多周期软误码率估计的快速分析方法

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools Pub Date : 2010-09-01 DOI: 10.1109/DSD.2010.74

M. Fazeli, S. Miremadi, H. Asadi, M. Tahoori

引用次数: 14

A Novel VLSI Architecture of Fixed-Complexity Sphere Decoder 一种固定复杂度球体解码器的VLSI结构

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools Pub Date : 2010-06-21 DOI: 10.1109/DSD.2010.10

Bin Wu, G. Masera

{"title":"A Novel VLSI Architecture of Fixed-Complexity Sphere Decoder","authors":"Bin Wu, G. Masera","doi":"10.1109/DSD.2010.10","DOIUrl":"https://doi.org/10.1109/DSD.2010.10","url":null,"abstract":"Fixed-complexity Sphere Decoder (FSD) is a recently proposed technique for Multiple-Input Multiple-Output (MIMO) detection. It has several outstanding features such as constant throughput and large potential parallelism, which makes it suitable for efficient VLSI implementation. However, to our best knowledge, no VLSI implementation of FSD has been reported in the literature, although some FPGA prototypes of FSD with pipeline architecture have been developed. These solutions achieve very high throughput but at very high cost of hardware resources, making them impractical in real applications. In this paper, we present a novel four-nodes-per-cycle parallel architecture of FSD, with a breadth-first processing that allows for short critical path. The implementation achieves a throughput of 213.3 Mbps at 400 MHz clock frequency, at a cost of 0.18 mm2 Silicon area on 0.13μm CMOS technology. The proposed solution is much more economical compared with the existing FPGA implementations, and very suitable for practical applications because of its balanced performance and hardware-complexity; moreover it has the flexibility to be expanded into an eight-nodes-per-cycle version in order to double the throughput.","PeriodicalId":356885,"journal":{"name":"2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122930698","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 25

On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism 采用NoC作为测试访问机制的可靠多核处理器片上扫描测试策略

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools Pub Date : 2010-05-24 DOI: 10.1109/DSD.2010.16

Xiao Zhang, H. Kerkhoff, B. Vermeulen

引用次数: 8

RobuCheck: A Robustness Checker for Digital Circuits RobuCheck:数字电路的鲁棒性检查器

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools Pub Date : 2010-04-27 DOI: 10.1145/1772630.1772641

Stefan Frehse, G. Fey, André Sülflow, R. Drechsler

引用次数: 3