Papers on Twenty-five years of electronic design automation最新文献

A new look at logic synthesis 逻辑综合的新视角

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62946

J. Darringer, W. H. Jr. Joyner

引用次数: 0

Papers on Twenty-five years of electronic design automation 电子设计自动化25年论文

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882

A. Newton

引用次数: 38

SLIC - symbolic layout of integrated circuits 集成电路的符号布局

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62893

D. Gibson, S. Nance

引用次数: 8

Optimal layout of CMOS functional arrays CMOS功能阵列的优化布局

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62902

T. Uehara, W. Vancleemput

引用次数: 2

D-C and transient analysis of networks using a digital computer 数字计算机网络的直流和暂态分析

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62916

F. H. Branin, Development

{"title":"D-C and transient analysis of networks using a digital computer","authors":"F. H. Branin, Development","doi":"10.1145/62882.62916","DOIUrl":"https://doi.org/10.1145/62882.62916","url":null,"abstract":"An experimental program is described for computing the d-c and transient response of transistor switching circuits of arbitrary configuration and size (up to 20 transistors) using the IBM 704 computer. One important feature of the program which is discussed is its ability to compile all the necessary equations automatically from input data describing the circuit parameters and configuration. Another is the solution of the transient problem by numerical integration OS the differential equations for the linear part of the circuit separately from those describing the transistors , the output from each set of equations being used periodically as input for the other set. Con-sidcrable increase in speed of integration is obtained in this manner, The method of d-c analysis is based on a topological-matrix formulation of the linear part of the problem. and its solution by Kron's method, followed by an iterative procedure for satisfying certain nonlinear side conditions imposed by the transintors. Although the transient analysis also uses a matrix formulation of the required differential equations, it is not based on a topological approach. However, a generalized topological-matrix formulation of the transient problem is given in an appendix. The nature of a serious theoretical limit on the rate of integration of the network equations. is discussed since it constitutes the principal computational barrier to a rapid solution of the transient problem. An outline of the tnore important programming procedures involved in the topological-matrix formulation is also given. Certain shortcomings of the program, and pitfalls to be avoided are pointed out. In particular , the importance of being able to modify or replace the transistor equivalent circuit (network model) is emphasized. Finally, the computed responses of a four-transistor switching circuit are displayed and shown to agree well with the observed responses, Int reduction This paper is based on the experience gained in writing an experiental program for analyzing transistor switching circuits using the IBM 704 computer. Thin program, called TAP for \" transistor analysis program \" , 102 was developed to provide circuit-design engineers with the ability to carry out \" computational experiments \" to aid in understanding, as well as designing, switching circuits. Although this objective was reached, the program has become obsolete because it was restricted to the analyeis of circuits containing a certain type of diffused base transistor which is of limited interest. Consequently, the program is not being maintained nor is it being made available for …","PeriodicalId":354586,"journal":{"name":"Papers on Twenty-five years of electronic design automation","volume":"49 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1988-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117224661","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Timing analysis for digital fault simulation using assignable delays 基于可分配延迟的数字故障仿真时序分析

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62919

E. Thompson, S. Szygenda, N. Billawala, R. Pierce

引用次数: 7

Global wiring on a wire routing machine 在布线机上进行全局布线

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62911

R. Nair, S. Hong, Sandy Liles, R. Villani

引用次数: 13

Simulator-oriented fault test generator 面向模拟器的故障测试发生器

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62922

T. Snethen

引用次数: 55

A layout checking system for large scale integrated circuits 大型集成电路版图检查系统

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62899

Kenji Yoshida, T. Mitsuhashi, Y. Nakada, Toshiaki Chiba, Kiyoshi Ogita, S. Nakatsuka

引用次数: 10

RELAX: A new circuit simulator for large scale MOS integrated circuits 一种新型的大规模MOS集成电路模拟器

Papers on Twenty-five years of electronic design automation Pub Date : 1988-06-01 DOI: 10.1145/62882.62937

E. Lelarasmee, A. Sangiovanni-Vincentelli

引用次数: 1