Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines最新文献

Implementing a simple continuous speech recognition system on an FPGA 在FPGA上实现一个简单的连续语音识别系统

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106682

S. Melnikoff, S. Quigley, M. J. Russell

引用次数: 59

The effects of datapath placement and C-slow retiming on three computational benchmarks 数据路径放置和C-slow重定时对三个计算基准的影响

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106694

N. Weaver, J. Wawrzynek

{"title":"The effects of datapath placement and C-slow retiming on three computational benchmarks","authors":"N. Weaver, J. Wawrzynek","doi":"10.1109/FPGA.2002.1106694","DOIUrl":"https://doi.org/10.1109/FPGA.2002.1106694","url":null,"abstract":"Summary form only given. Two important optimizations within the FPGA design process, C-slow retiming and datapath placement, offer significant benefits for designers. Many have advocated and implemented tools to use these techniques in both automatic and semiautomatic manner but they have not made their way into conventional FPGA toolflows. C-slow retiming is a method of accelerating computations that include feedback loops. Instead of having a single instance of the computation, the feedback loop is pipelined so that C separate instances are all calculated simultaneously. This allows fine grained pipelining to occur even in designs that include feedback loops, such as single round cryptographic implementations or microprocessors. Done properly, it imposes a significant but not imposing latency penalty for single computations while offering huge increases in throughput. Datapath placement is simply constructing the design in a manner that accounts for the higher level data flows. This offers several benefits, including improved performance, more physically compact designs, shorter wires, and faster place and route times when the FPGA is heavily utilized. Even for designs with less structure which are amenable to simulated annealing, datapath placement may still offer a significant benefit. To clearly demonstrate the importance of these optimizations we have hand-modified three computational benchmarks which represent significant themes within FPGA computation: Rijndael/AES encryption, Smith/Waterman, and a simplified 32-bit microprocessor datapath. All three represent significantly different modes of computation within FPGAs, but all gain significantly from the use of these techniques.","PeriodicalId":272235,"journal":{"name":"Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122889451","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

Reconfigurable object detection in FLIR image sequences FLIR图像序列中的可重构目标检测

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106686

Jonathan E. Scalera, Creed F. Jones, M. Soni, Mark B. Bucciero, P. Athanas, A. L. Abbott, Amitabh Mishra

引用次数: 6

GRIP: a reconfigurable architecture for host-based gigabit-rate packet processing GRIP:用于基于主机的千兆速率数据包处理的可重构架构

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106667

P. Bellows, J. Flidr, T. Lehman, Brian Schott, K. Underwood

引用次数: 38

Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems 在基于fpga的可重构系统中支持编译器优化的快速区域估计

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106678

D. Kulkarni, W. Najjar, R. Rinker, F. Kurdahi

引用次数: 59

Precis: a design-time precision analysis tool Precis:设计时精度分析工具

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106677

Mark L. Chang, S. Hauck

引用次数: 38

Customising floating-point designs 定制浮点设计

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106698

A. A. Gaffar, W. Luk, P. Cheung, N. Shirazi

引用次数: 14

Tabu search with intensification strategy for functional partitioning in hardware-software codesign 基于强化策略的禁忌搜索在软硬件协同设计中的功能划分

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106691

T. Wiangtong, P. Cheung, W. Luk

引用次数: 15

Hardware-assisted fast routing 硬件辅助的快速路由

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106675

A. DeHon, Randy Huang, J. Wawrzynek

引用次数: 57

Design and analysis of a layer seven network processor accelerator using reconfigurable logic 采用可重构逻辑的七层网络处理器加速器的设计与分析

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Pub Date : 2002-09-22 DOI: 10.1109/FPGA.2002.1106668

G. Memik, S. Memik, W. Mangione-Smith

引用次数: 27