{"title":"An XML Schema for Representing Reusable IP Cores for Reconfigurable Computing","authors":"N. Rollins, A. Arnesen, M. Wirthlin","doi":"10.1109/NAECON.2008.4806545","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806545","url":null,"abstract":"The reuse of intellectual property (IP) cores within reconfigurable computing systems is a promising approach for improving the productivity of reconfigurable system design. Further, there are a large variety of reusable IP cores available for a variety of application-specific functions. These cores, however, are created from different design tools and are difficult to integrate into a single reconfigurable system design. To facilitate the reuse of these cores, an XML schema has been created for representing the essential details of a core in a reconfigurable computing design environment. This paper presents this XML schema and describes how it can be used to facilitate reuse in reconfigurable computing systems.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114936999","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Gorn Tepvorachai, Chris Papachristou, Frank Wolff, Robert Ewing
{"title":"Cognitive Information Processing in Face Recognition","authors":"Gorn Tepvorachai, Chris Papachristou, Frank Wolff, Robert Ewing","doi":"10.1109/NAECON.2008.4806564","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806564","url":null,"abstract":"In the conventional eigen face method, the principle component analysis (PCA) algorithm associates the eigen vectors with the changes in illumination. In this paper, we propose an improvement of facial image association for face recognition using a cognitive processing model. This method is based on the notion of multiple-phase associative memory. The Essex face database is used to verify our model for facial image recognition and compare the results of face recognition with conventional eigen face method. The simulation results show that the proposed cognitive processing model approach results in better performance than that of the conventional eigen face approach; while the computational complexity remains of the same magnitude as that of the eigen face method.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"122 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126146393","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Disturbance Rejection in Approach and Landing Trajectory Generation for RLVs","authors":"Zhesheng Jiang, R. Ordóñez","doi":"10.1109/NAECON.2008.4806534","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806534","url":null,"abstract":"Safety, reliability and operational costs play important roles in reusable launch vehicle (RLV) program. Our previous works proposed a scheme of motion primitives and neighboring optimal control to deal with on-board failure recovery for a RLV. In this paper, disturbance rejection for system parameters and winds is discussed. Robustification is mostly needed.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130045316","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"SCAN - Secure Processor","authors":"R. Kannavara, N. Bourbakis, A. Dollas, P. Athanas","doi":"10.1109/NAECON.2008.4806549","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806549","url":null,"abstract":"This paper presents the design of the SCAN secure processor. The SCAN secure processor is a modified SparcV8 processor architecture offering a SCAN-based encryption and decryption of 32 bit instructions and data. We further discuss the evaluation of the proposed SCAN-SP architecture with certain simulated benchmark applications.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126851104","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Error Detection and Correction - A novel technique implementing Dual Rail Logic and Rollback recovery Architecture","authors":"J. DeGroat, C. Ramswamy","doi":"10.1109/NAECON.2008.4806522","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806522","url":null,"abstract":"This paper investigates a computer architecture that provides fault detection in the execution elements, redundancy and error coding in memory storage elements, and incorporates software that allows rollback to a recovery boundary in the executing program when errors do occur. The architecture is intended for use in an environment where any errors encountered would be in the processors current computational instructions. The use of dual-rail logic is proposed for the purpose of providing single-bit error detection in computational units. This approach will be step towards creating a reliable computation environment in space based applications where the environment is quite hostile to computing systems.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"60 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123393305","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
D. Repperger, A. Pinkus, J. A. Skipper, R. Woodyard
{"title":"Studies on Image Fusion Techniques for Dynamic Applications","authors":"D. Repperger, A. Pinkus, J. A. Skipper, R. Woodyard","doi":"10.1109/NAECON.2008.4806562","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806562","url":null,"abstract":"A survey of present methods and current techniques being pursued by the US Air Force for image fusion and registration is conducted. Formulating the problem within a signal detection theory framework provides a unique thrust.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125271082","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Ivan Gonzalez, E. El-Araby, P. Saha, Tarek El-Ghazawi, Harald Simmler, S. Merchant, B. Holland, C. Reardon, Alan D. George, Herman Lam, Greg Stitt, N. Alam, Melissa C. Smith
{"title":"Classification of Application Development for FPGA-Based Systems","authors":"Ivan Gonzalez, E. El-Araby, P. Saha, Tarek El-Ghazawi, Harald Simmler, S. Merchant, B. Holland, C. Reardon, Alan D. George, Herman Lam, Greg Stitt, N. Alam, Melissa C. Smith","doi":"10.1109/NAECON.2008.4806547","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806547","url":null,"abstract":"Field-programmable gate arrays (FPGAs) have been used to accelerate DoD-related applications with promising performance. However, current development tools require significant hardware knowledge and are not amenable to the increasing complexity of FPGA-based systems. The application requirements are expected to change dramatically for future use cases, and require a well defined development methodology. This paper presents the results obtained after conducting an extensive survey and study about current FPGA tools. A classification for DoD use cases and FPGA tools is provided. This classification provides the current status of the available tools and identifies current tool limitations for DoD use cases.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133463324","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
J. Surís, M. Shelburne, C. Patterson, P. Athanas, J. Bowen, T. Dunham, J. Rice
{"title":"Untethered On-The-Fly Radio Assembly With Wires-On-Demand","authors":"J. Surís, M. Shelburne, C. Patterson, P. Athanas, J. Bowen, T. Dunham, J. Rice","doi":"10.1109/NAECON.2008.4806551","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806551","url":null,"abstract":"In systems typified by software defined radio, existing flows for run-time FPGA reconfiguration limit resource efficiency when constructing datapaths. We present the wires-on-demand framework that allocates a sandbox region in which modules from a library are flexibly placed and interconnected rapidly and autonomously in an embedded platform without vendor tools.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"232 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114154467","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Analysis of Coupled Oscillator Array Including Effects of Amplitude Dynamics","authors":"Hai Jiang, R. Penno","doi":"10.1109/NAECON.2008.4806515","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806515","url":null,"abstract":"This paper investigates the effects of amplitude dynamics on the operation of coupled oscillator arrays. The free running frequencies for achieving constant phase progression and arbitrary amplitude distribution are developed. A code structure that implements the system dynamics is suggested. Numerical results show that amplitude dynamics have significant effects on main beam errors and the side lobe levels if non-uniform amplitude distribution is employed.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122037221","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"An FPGA-based Space-time coded telemetry receiver","authors":"C. Lavin, B. Nelson, J. Palmer, M. Rice","doi":"10.1109/NAECON.2008.4806555","DOIUrl":"https://doi.org/10.1109/NAECON.2008.4806555","url":null,"abstract":"The significant problem of data dropouts in aeronautical telemetry due to multiple transmit antennas has escalated as transmit data rates have increased. A proposed solution of using a space-time coded signal can resolve these data dropouts at the expense of increased receiver complexity. This paper describes an implementation overview of an FPGA-based space-time coded telemetry receiver and the various challenges associated with its realization. In addition, we discuss the productivity of the high-level design tool used in constructing the receiver, Xilinx system generator for DSP. With some overhead in terms of FPGA fabric usage and clock speed, our estimates show a 2 - 3x productivity improvement over standard HDLs.","PeriodicalId":254758,"journal":{"name":"2008 IEEE National Aerospace and Electronics Conference","volume":"209 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121927369","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}